Cypress CY62167E MoBL manual Package Diagram, Pin Tsop I 12 mm x 18.4 mm x 1.0 mm

Page 11

CY62167E MoBL®

Package Diagram

Figure 7. 48-Pin TSOP I (12 mm x 18.4 mm x 1.0 mm), 51-85183

0.004[0.10]

0.008[0.21]

DIMENSIONS IN INCHES[MM] MIN.

MAX.

JEDEC # MO-142

1

0.724 [18.40]

0.787[20.00]

 

 

0.020[0.50]

-5°

0.028[0.70]

N

0.472[12.00]

0.047[1.20]

MAX.

0.010[0.25]

GAUGE PLANE

0.037[0.95]

0.041[1.05]

0.020[0.50]

TYP.

0.007[0.17]

0.011[0.27]

0.002[0.05]

0.006[0.15]

SEATING PLANE

0.004[0.10]

51-85183-*A

Document #: 001-15607 Rev. *A

Page 11 of 12

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WAR- RANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

[+] Feedback

Image 11
Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram Functional Description1Min Pin Configuration 2Product Portfolio Pin Tsop I Top ViewCapacitance Electrical CharacteristicsMaximum Ratings Operating RangeParameters Values Unit Data Retention CharacteristicsAC Test Loads and Waveforms Data Retention Waveform12Write Cycle Switching CharacteristicsParameter Description 45 ns Unit Min Max Read CycleSwitching Waveforms Data IO Valid Data Shows WE controlled write cycle waveforms.17, 21Shows CE1 or CE2 controlled write cycle waveforms.17, 21 Shows BHE/BLE controlled, OE LOW write cycle waveforms.22 BHE BLE Inputs Outputs Mode PowerTruth Table Ordering InformationPin Tsop I 12 mm x 18.4 mm x 1.0 mm Package DiagramREV ECN no Issue Date Orig. Change Description of ChangeDocument History