Cypress CY14E102L, CY14E102N manual Package Diagrams, Pin Tsop

Page 18

Package Diagrams

0° -5°

0.10 (.004)

18.517 (0.729)

18.313 (0.721)

DIMENSION IN MM (INCH)

MAX

MIN.

O R E

K X A

S G

EJECTOR PIN

BOTTOM VIEW

10.262 (0.404)

10.058 (0.396)

0.210 (0.0083)

0.120 (0.0047)

0.597 (0.0235)

0.406 (0.0160)

51-85087-*A

Document Number: 001-45755 Rev. *A

Page 18 of 21

[+] Feedback

Image 18

Contents Functional Description FeaturesLogic Block Diagram Cypress Semiconductor Corporation 198 Champion CourtPinouts X16Not to Scale Pin Definitions Sram Write Device OperationSram Read AutoStore OperationA15 A0 Mode Power Hardware Recall Power UpMode Selection Software StoreData Protection Mode Selection A15 A0 PowerPreventing AutoStore Noise ConsiderationsOperating Range DC Electrical CharacteristicsMaximum Ratings RangeAC Test Loads CapacitanceThermal Resistance AC Test ConditionsAC Switching Characteristics Min Max Parameters Sram Read CycleSram Write Cycle AutoStore and Power Up Recall Software Controlled Store and Recall CycleHardware Store Cycle Switching Waveforms Switching Waveforms AutoStore or Power Up RECALL26 Α α Ordering Information CY14E102N-BA25XCT CY14E102L-ZS25XCTCY14E102L-ZS25XIT CY14E102L-BA25XITZS Tsop Part Numbering NomenclatureCY 14 E 102 L ZS P 15 X C T NvsramPackage Diagrams Pin TsopBall Fbga 6 mm x 10 mm x 1.2 mm 51-85160 Sales, Solutions, and Legal Information Document HistoryOrig. Submission Description of Change