Cypress CY14E102L, CY14E102N manual 51-85160

Page 20

 

 

ADVANCE

CY14E102L, CY14E102N

 

 

 

 

 

 

 

 

 

 

Package Diagrams (continued)

Figure 16. 54-Pin TSOP II

51-85160-**

Document Number: 001-45755 Rev. *A

Page 20 of 21

[+] Feedback

Page 19 Page 21
Image 20
Page 19 Page 21
Contents Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion CourtNot to Scale PinoutsX16 Pin Definitions Device Operation Sram ReadSram Write AutoStore OperationHardware Recall Power Up Mode SelectionA15 A0 Mode Power Software StoreMode Selection A15 A0 Power Preventing AutoStoreData Protection Noise ConsiderationsDC Electrical Characteristics Maximum RatingsOperating Range RangeCapacitance Thermal ResistanceAC Test Loads AC Test ConditionsSram Write Cycle AC Switching CharacteristicsMin Max Parameters Sram Read Cycle Hardware Store Cycle AutoStore and Power Up RecallSoftware Controlled Store and Recall Cycle Switching Waveforms Switching Waveforms AutoStore or Power Up RECALL26 Α α Ordering Information CY14E102L-ZS25XCT CY14E102L-ZS25XITCY14E102N-BA25XCT CY14E102L-BA25XITPart Numbering Nomenclature CY 14 E 102 L ZS P 15 X C TZS Tsop NvsramPackage Diagrams Pin TsopBall Fbga 6 mm x 10 mm x 1.2 mm 51-85160 Orig. Submission Description of Change Sales, Solutions, and Legal InformationDocument History
Top Page Image Contents