Toshiba TOPAS900 user manual Memory Map for using external / internal Flash

Page 33

Users Manual TOPAS900 Flash V2.1

 

MEMORY MAP

 

 

Boot Memory : internal ROM

 

 

Reset-Conditions :

 

 

/EA = H

 

 

/BOOT = H

 

000000H

 

 

000000H

Internal I/O

 

 

 

 

0000A0H

(160 bytes)

 

0000A0H

Internal RAM

 

 

 

 

 

(8K bytes)

 

 

0020A0H

 

 

0020A0H

 

 

external memory

external memory

MEMORY MAP

Boot Memory : external ROM Reset-Conditions :

/EA = L /BOOT = H

Internal I/O (160 bytes)

Internal RAM (8K bytes)

external memory

ROMSTART*

External Flash Memory (512 K bytes)

ext.

external memory

ROM

 

RAMSTART*

FC0000H

FFFF00H

FFFFFFH

External RAM (128 K bytes)

Internal Flash ROM (256K bytes)

Vector table (256 bytes)

RAMSTART*

F80000H

int.

ROM FFFF00H

FFFFFFH

External RAM (128 K bytes)

External Flash Memory (512 K bytes)

Vector table (256 bytes)

ext.

ROM

*ROMSTART is programmed by CS2 registers

*RAMSTART is programmed by CS1 registers

Figure 13 : Memory Map for using external / internal Flash

For programming the external flash the /EA line has to be set High which can be derived by opening the jumper J_EA (see fig. 1 at the right top and in the schematic fig. 10 at the bottom in the middle). The map of fig. 7 is valid and the external flash can be programmed supported by the 8-bit controller.

For normal operation and debugging it is important that the system starts from external flash, i.e. the vector table and the firmware have to be located and to be started from there. Like shown in the map of fig. 8 the external flash is located from off address F80000h to FFFFFFh including the vector area.

For running in normal operation the jumper J_EA can be left open, because the /EA line is controlled by the firmware controller. If the Flash Carrier Board works stand-alone (without Programming-and-Debugging Board), the jumper must be set when external

HWU Elektronik Oberhausen

Page 33

Image 33
Contents TOPAS900 Flash Preface Contents Figures CPU Definitions and AbbreviationsWhat is TOPAS900 Flash? Key Features of TOPAS900 Flash PackageIntroduction What is in the box? Let’s start with TOPAS900 FlashUnpacking SUB Glance at the TOPAS900 Flash BoardBreaking off TOPAS900 Flash Board from Flash Carrier Board Principe of ConnectionHardware Description Power SupplyProgramming and Debugging Board Firmware ProcessorSerial Communication, Connector and Line Driver Control Switches Reset and NMIConnector to Flash Carrier Board Status LEDsTMP95FY64F Microcontroller Kb Flash ROM Toshiba TC58F400 90 ns TMP95FY64 Schematic Block DiagramMCU Terminal Connectors Connector to Programming and Debugging BoardKb RAM Toshiba TC551001 70 ns JumpersPage Software Description IAR ToolsEmbedded Workbench Spy Debugger/Simulator Editing SourcesIAR Tools Limitations Spy ROM-MonitorCompiler, Assembler, Linker, Converter Toshiba ToolsCompile and Link \SAMPLE\TEST900 TMPro Window TMPro DebuggerHow to create a new debugging profile *.tdp Page TMPro ROM-Monitor Toshiba Tool Limitations ROM-Monitor Memory Usage Toshiba ROM-Monitor F80000H FE0000HF8C961H Resource Type IAR C-Spy ROM-Monitor Toshiba TMPro ROM Restrictions of ROM-Monitor UsageFunctional Description Operating ModesMCU Internal Memory Map Internal Mapping in different Modes Programming in Single Boot ModeMemory MAP Normal Operation ModeMemory Map for using external / internal Flash Jumpers of the Programming-Debugging Board Jumper DescriptionJumpers of the Flash Carrier Board Programming of Flash MemoryFlash Programmer Window Technical Sheets Board SchematicsSchematic Page 1 Schematic Page 2 Schematic Page 3 Schematic Page 4 Component Print Top & Bottom View Component PrintPCB Routing Top & Bottom View PCB RoutingApplication Board Application Board∙ TOPAS900 can Electromagnetic Compatibility