High image quality, ultraminiature size, and low power makes these devices optimal for use in cell phones
Frame Transfer Full-Color CCD Sensors
Frame Transfer CCD
Achieves the industry’s smallest optical size class by using the frame transfer CCD, which makes it possible to reduce feature sizes while maintaining sensitivity.
Sensitivity was increased by adopting a simple
| CMOS |
|
SANYO fabricates frame transfer (FT) CCD sensors using unique technologies with ultrafine design rules and provides them as modules assembled using advanced
SANYO makes a point of providing fine and delicate semiconductor devices in forms that our customers will find approachable and easy to use.
CCD drive circuit and image processing implemented in a single package
Multifunction DSP chip
A charge pump type voltage
SANYO implemented, in a single package, the timing generator circuit required for system drive and all the analog and digital processing required to accept the CCD output by taking advantage of the SANYO CMOS analog/digital hybrid process and MCP
| Device Density Comparison | High voltage |
PD
Comparison of chip sizes required to acquire the same imaging device area
PD | Low voltage | PD | Switch | Transfer area |
=Transfer | ||||
area |
|
|
|
|
|
| Imaging area |
|
|
Low voltage
Amplifier
register
Roadmap
2004 | 2005 | 2006 |
High sensitivity
Imaging area |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Storage area |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
output |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Horizontal shift register | output |
|
|
|
|
|
|
|
|
|
| |
[storage 1/3 compression Type] |
|
|
|
|
|
|
|
|
|
|
| |
| Horizontal shift register |
|
|
|
| |||||||
|
|
|
|
|
|
|
Y direction
X direction register | PD: Photo Diode |
Megapixel CCD chipset
LC99353
LC99810
| LC99359 |
|
| High image quality | |
|
|
| Dynamic range of | ||
|
|
| |||
|
|
|
|
| VGA motion picture |
1.0M | LC99812 | 3.2M | and | ||
|
|
|
|
| has expanded |
|
|
|
|
|
Cross Section Comparison
The FT CCD method uses no elements that block the
Micro Lens
VGA CCD chipset
LC99268
LC99808
LC99268G
LC99809
30 fps |
| |||
|
| High reliability |
| |
| LC99268FL | Inproved stability | ||
|
|
|
| at |
|
|
|
| (85 °C) |
entrance of light, and thus they can capture light from a wider range of incidence angles.
Reducing the device height is possible
Micro Lens |
Photo Diode |
Micro Lens
Photo Diode |
P+ N+ N+ | P+ N+ N+ |
Photo Diode
CIF CCD
chipset
Near infrared CCD chipset
LC99267
LC99807
|
| LC99117 |
|
|
|
|
|
|
|
| Near | infrared | Coexistance | ||
|
|
|
|
|
|
| between |
LC99704 |
|
|
|
|
|
| near infrared |
|
|
|
|
|
| ||
|
|
|
|
|
|
| sensitivity and |
|
|
|
|
|
|
| color |
Comparison of Differences in Electronic Shutter Types
CCD sensor |
| CMOS sensor (1/4 VGA) |
Chip Set | Color/B&W | Resolution | Sensitivity | Dynamic Range | Frame Rate | Output | |||
Still | Motion | Still | Motion | Motion | Motion | Motion | |||
|
| ||||||||
LC99359 | Color | 3.2M | VGA | Low | High | Normal | 30 | Digital | |
LC99268FL | Color | VGA | VGA | High |
| Wide | 15 | Digital | |
LC99117 | B&W | CIF | CIF | Very High |
| Wide | 30 | Digital | |
|
|
|
|
|
|
|
|
|
CCD Module Basic Structure Example
CCD module
CLK |
| +2.9 V |
| Single power supply | |
|
| |
|
|
|
Multifunction DSP
Newly developed
High sensitivity
In the
Low moire, high sensitivity, and a high frame rate achieved by pixel addition during preview and spatial filter processing.
Imaging area | Imaging area |
| |
Mixing area | Compressed to 1/3 the number of lines by combining 3 pixels. |
Storage area | Mixing area |
R+2G 2B+G |
Imaging area
Storage area
Horizontal shift | Output |
register | amplifier |
Charge pump | Registers for picture arrangement | |
Power supply circuit |
| /Output mode/etc. |
CCD driver | CCD timing generator | AE/AWB controller |
Correlated double | AGC | Digital color signal processor | ||
sampling | ADC | |||
|
|
I2C bus
RGB/YUV output
HREF/VREF
Low moire
|
|
|
|
|
|
|
|
|
| Storage area |
|
|
|
|
|
|
|
|
|
|
Horizontal transfer |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
| 2R+G B+2G |
|
| |||||||||||||
|
|
|
|
|
| R, G, and B are extracted by calculations |
Analog front end processor
12 |
| 13 |
|
|
|