![](/images/new-backgrounds/1285086/28508631x1.webp)
Installed files - ModelSim EE
| Directory | Files & subdirectories | Description | |
|
|
|
|
|
|
|
|
|
|
| ./ieee | various | library for | |
|
|
| accelerated IEEE | |
|
|
| and Synopsys | |
|
|
| arithmetic packages | |
|
|
|
| |
| ./ieeepure | various | standard VHDL | |
|
|
| IEEE library | |
|
|
|
| |
| ./include | various | include files for use | |
|
|
| with Verilog PLI, | |
|
|
| VHDL foreign | |
|
|
| interface, and TCL | |
|
|
|
| |
| ./mgc_portable | various | Mentor Graphics | |
|
|
| QuickSim | |
|
|
| compatible logic set | |
|
|
|
| |
| ./std | various | VHDL STD library | |
|
|
| and package | |
|
|
| TEXTIO | |
|
|
|
| |
| ./std_developerskit | various | libraries for MGC | |
|
|
| standard developer’s | |
|
|
| kit | |
|
|
|
| |
| ./synopsys | various | accelerated | |
|
|
| arithmetic packages | |
|
|
| (also in ieee) | |
|
|
|
| |
| ./tcl | bitmaps, tcl8.0, tix4.1, | libraries for Tcl, Tix, | |
|
| tk8.0, vsim | Tk, and, vsim | |
|
|
|
| |
| ./verilog | vl_types | VHDL package for | |
|
|
| mapping to Verilog | |
|
|
| states | |
|
|
|
| |
| ./vhdl_src/ | std_arit.vhd | source for Mentor | |
| arithmetic | (see note below) | Graphics synthesis | |
|
|
| arithmetic libraries | |
|
|
|
|
|
|
|
|
|
|
16Start Here for ModelSim EE