K BERT MEASURMENT BOARD

INPUT
BERT
DATA IN
BERT
CLK IN
BERT
GATE IN
BERT ASIC
BER
SYNC LOSS
BER
NO DATA
BER
ERR OUT
BER
TEST OUT
BER
MEAS END
DSP
BER
Calculation
DAC
DAC

H BASEBAND GENERATOR BOARD

J DATA GENERATOR BOARD

DATA_CLOCK
10 MHz DIG
EXT 13 MHz
EVENT 1
PATTERN
TRIG
EVENT 2
BURST_ENVELOPE
-1V_REF
INT_ Q_MOD
DATA
SWITCH
INT_ I_MOD
MASTER
CLOCK-PLL
MASTER_CLK
PLL_LCK_SIG
PLL_CLOCK
L DATA_CLK
BBG_BIT_CLK
SUB_I_COUNT
BUF_DATA_IN
L_BURST
BURST_GATE
USER_DATA
SYMBOL_SYNC
SCRAMBLE_RUN
SYMBOL_SYNC
DATA
GENERATION
CONTROL
BURST MOD
SWITCH & FILTERS
EXT_SYNC
DATA
EXT_BURST
INTERNAL DATA
GENERATOR
(PATTERN RAM)
UN3=1M
UN4=8M
CONTROL
BURST & DELAY
BURST_PLS
sk782b ESG-DP SERIES RF BLOCK DIAGRAM (OPTION UN7)

ESG-DP SERIES RF BLOCK DIAGRAM (OPTION UN7)

LIN_AM_MOD
RPP
G ATTENUATOR
/RPP
5dB STEP
ATTENUATOR
RF OUTPUT
F OUTPUT
AUX
OUT
(Coherent
Carrier)
EXT
I INPUT
EXT
Q INPUT
FEED FORWARD AM
PULSE MOD
DETECTOR
SHAPING
BURST
MODULATOR
DRIVER
ALC
MODULATOR
DRIVER
ALC
MODULATOR
BURST
MODULATOR
HOLD ALC
IN_BAND_AM
ALC_REF
DAC
ALC REF
ALC
HOLD
50
ALC
DETECTOR
1 GHz REF
.75-1 GHz .0-.25 GHz
.25-4 GHz
DAC
QUAD
DAC
VBLO
DAC
DAC
CAL
VOLTAGE
CAL
VOLTAGE
DAC
DAC
I OFFSET
I GAIN Q GAIN
Q OFFSET
0
90
IQ MODULATOR
2
E DIVIDER (PART OF FRAC-N DIVIDER)
22 2
2-4 GHz
1-2 GHz
.5-1 GHz
.25-.5 GHz
.25-4 GHz
D REFERENCE
LIN_AM_MOD
EXT 1
INPUT
EXT 2
INPUT
10 MHz BW
LF OUT
PULSE MOD
EXT 10 MHz
INPUT
VCO
1 GHz
1 GHz
100
PLL
10 MHz
10 MHz SYNTH
10 MHz OUT
10 MHz CLK
PLL
J3
C SAMPLER
F
¦
F
¦
S
+ / -
4
750 MHz
J6
P = 8, 9, or 10
fif
fs
fyo
30-70 MHz
750 MHz
600-735 MHz
765-900 MHz
2.93 MHz Steps
6
M
J1
1 GHz In
4 < M < 51
- -
5 < N < 9
- -
f = N * f + f
yo s if
2 P
LO
IF
J3
RF
FRAC-N
256
M
PROGRAMMABLE
DIVIDER
DATA
cw
fm
cw
fm
750 MHz
RF OUT TO
FRAC-N/DIVIDER
B YO DRIVER
J7
J8
RF OUT TO
SAMPLER
P/O
J1
-15V
FM
PRETUNE
DAC
SCALING
CROSS
OVER FM
COIL
MAIN
COIL
P/O
J1
YO
J4
J3
<115 Hz
4-8 GHz
400-1000
MHz
10 MHz Paren/Tessera
Frac-N
SYNTH
A FRAC-N (PART OF FRAC-N/DIVIDER)
FM_MOD
1 GHZ REF
BURST_PULSE
BURST_PULSE