Manuals / AMD / Computer Equipment / Computer Hardware

AMD 64 manual Labels Used, Y-Axis Display, Experimental Setup

Models: 64

1 48

Download 48 pages 55.63 Kb

Page 18

2.3.2Labels Used

Performance Guidelines for AMD Athlon™ 64 and AMD Opteron™	40555 Rev. 3.00 June 2006
ccNUMA Multiprocessor Systems

2.3.2Labels Used

Each of the bars on the graph is labeled with the hop information for the thread.

2.3.3Y-Axis Display

For the one-thread test cases on the idle system, the graphs show the time taken by a single thread, normalized to the time taken by the fastest single-thread case—in this case the time it takes a read- only thread to do local accesses on an idle system.

In Figure 3 on page 17, the time taken by the 0.0.w.0 case is normalized to the time taken by 0.0.r.0 case. The reason for the different times recorded for these two cases is explained later.

For the two-thread test cases on an idle system, the graphs show the total time taken by both threads, normalized to the time taken by the fastest two-thread case—in this case the time it takes two read- only threads running on different nodes to do local accesses on an idle system.

These graphs are further enhanced by rerunning the two-thread cases with some background threads.

For the two-thread test cases with a background load, the graphs show the total time taken by the two test (foreground) threads normalized as before. The time taken by the background threads is not measured. Only the effect of background threads on the performance of test threads is evaluated by measuring the time taken by the test threads. The load imposed by the background threads is varied from low to very high and graphs are plotted for the individual load scenarios.

18

Experimental Setup

Chapter 2

Image 18

AMD 64 manual Labels Used, Y-Axis Display, Experimental Setup

Contents

AMD Opteron ccNUMA Multiprocessor Systems Issue Date JunePerformance Guidelines for AMD Athlon 64 and Application Note2006 Advanced Micro Devices, Inc. All rights reserved TrademarksContents ContentsChapter 2 Experimental Setup Chapter 3 Analysis and RecommendationsA.2.1 What Resources Are Used When a Single Read-Only or List of Figures List of FiguresccNUMA Multiprocessor Systems List of FiguresPerformance Guidelines for AMD Athlon 64 and AMD Opteron 40555 Rev. 3.00 JuneccNUMA Multiprocessor Systems Revision HistoryRevision History Performance Guidelines for AMD Athlon 64 and AMD OpteronccNUMA Multiprocessor Systems Revision HistoryPerformance Guidelines for AMD Athlon 64 and AMD Opteron 40555 Rev. 3.00 JuneChapter 1 Introduction ChapterIntroduction 1.1 Related Documents Introduction14 http//msdn2.microsoft.com/en-us/library/tt15eb9t.aspx ChapterIntroduction ccNUMA Multiprocessor Systems IntroductionPerformance Guidelines for AMD Athlon 64 and AMD Opteron Chapter2.1 System Used Chapter 2 Experimental SetupExperimental Setup ChapterFigure 1. Quartet Topology Experimental SetupExperimental Setup 2.2 Synthetic TestFigure 2. Internal Resources Associated with a Quartet Node ChapterData Access Rate Qualifiers Experimental SetupExperimental Setup 2.3 Reading and Interpreting Test Graphs2.3.1 X-Axis Display Chapter2.3.2 Labels Used 2.3.3 Y-Axis DisplayExperimental Setup 3.1.1 Multiple Threads-Independent Data Chapter 3 Analysis and Recommendations3.1 Scheduling Threads Analysis and Recommendations3.1.3 Scheduling on a Non-Idle System 3.2 Data Locality Considerations3.1.2 Multiple Threads-Shared Data Analysis and Recommendations2 Hop ChapterAnalysis and Recommendations 100%3.2.1 Keeping Data Local by Virtue of first Touch Analysis and RecommendationsChapter Analysis and Recommendationsafterwords no longer needs the data structure and if only one of the worker threads needs the data structure. In other words, the data structure is not truly shared between the worker threads Analysis and Recommendations3.4 Common Hop Myths Debunked Threads access local data3.3 Avoid Cache Line Sharing 3.4.1 Myth All Equal Hop Cases Take Equal TimeThreads firing at each other crossfire Analysis and RecommendationsNode 0 Core Node 1 Core Node 2 Core Node 3 Core ChapterAnalysis and Recommendations Next, we increase the number of background threads to six, running on Analysis and RecommendationsAnalysis and Recommendations 3.4.2 Myth Greater Hop Distance Always Means Slower TimeChapter 216%Both threads access memory on node Analysis and Recommendations0 hop-0 hop case for the write-only threads ChapterAnalysis and Recommendations In addition, three background threads are running on nodes 1, 2 and Analysis and RecommendationsMedium Total Time for both threads write-write ChapterAnalysis and Recommendations High Total Time for both threads write-write147% 3.5 LocksAnalysis and Recommendations 158% 158%Chapter Analysis and RecommendationsccNUMA Multiprocessor Systems Analysis and RecommendationsPerformance Guidelines for AMD Athlon 64 and AMD Opteron ChapterChapter 4 Conclusions ConclusionsChapter Data placement tools can also come in handy when a thread needs more data than the amount of physical memory available on a node. Certain OSs also allow data migration with these tools or API. Using this feature, data can be migrated from the node where it was first touched to the node where it is subsequently accessed. There is a cost associated with this migration and it is not advised to use it frequently. For additional details on the tools and APIs offered by various OS for thread and memory placement refer to Section A.7 on page ConclusionsFigure 16. Internal Resources Associated with a Quartet Node Appendix AA.1 Description of the Buffer Queues Appendix APage A.2.3 What Role Do Buffers Play in the Throughput Observed? Appendix AA.4 Why Is 0 Hop-0 Hop Case Slower Than the 0 Hop-1 Hop Case on an Idle System for Write- Only Threads?A.5 Why Is 0 Hop-1 Hop Case Slower Than A.7.1 Support Under Linux Controlling Process and Thread AffinityControlling Memory Affinity A.7.2 Support under SolarisA.7.3 Support under Microsoft Windows Appendix AA.8.1 Support under Linux A.8.2 Support under SolarisA.8.3 Support under Microsoft Windows A.8.4 Node Interleaving Configuration in the BIOS Appendix AAppendix A Performance Guidelines for AMD Athlon 64 and AMD OpteronccNUMA Multiprocessor Systems 40555 Rev. 3.00 June