4.4.2Chipset Configuration
The Chipset configuration menu allows you to change advanced chipset settings. Select an item then press <Enter> to display the
BIOS SETUP UTILITY
Advanced
Advanced Chipset Configuration
WARNING: Seting wrong values in below sections may cause system to malfunction.
North Bridge Configuration
Intel
South Bridge Configuration
Configure North Bridge features.
←→ Select Screen ↑↓ Select Item
Enter Go to Sub Screen F1 General Help
F10 Save and Exit ESC Exit
V02.61 (C)Copyright
North Bridge Configuration
The North Bridge Configuration menu allows you to change the Northbridge settings.
BIOS SETUP UTILITY
Advanced
| NorthBridge Chipset Configuration |
|
| Sequencing: | |
|
|
|
| allocates address | |
| MCH Branch Mode | [Branch Interleave] | branch 0 then 1. | ||
| Interleaving: | ||||
| Patrol Scrubbing | [Enabled] | interleaves branch | ||
| Demand Scrubbing | [Disabled] | across branches. | ||
| Branch Dependent Sparing | [Disabled] | Mirroring: | ||
| Branch 0 | [Enabled] | mirrors branch space | ||
| Branch Specific Sparing | [Disabled] | between branches. | ||
| Rank Interleaving | [4:1] |
| Single Channel: | |
| Branch 1 | [Enabled] | forces single | ||
| Branch Specific Sparing | [Disabled] |
|
| |
| Rank Interleaving | [4:1] |
|
|
|
| MemCool Mode | [Disabled] | ←→ | Select Screen | |
|
|
|
| ↑↓ | Select Item |
| Intel QuickData Tech. | [Disabled] | +- | Change Option | |
| F1 | General Help | |||
| PCIe Link Speed | [Auto] | |||
| F10 | Save and Exit | |||
| PCIE1 Slot Payload Size | [128B] | |||
| ESC | Exit | |||
| PCIE4 Slot Payload Size | [Auto] | |||
|
|
| |||
|
|
|
|
|
|
V02.61 (C)Copyright
MCH Branch Mode [Branch Interleave]
Allows you to select the MCH branch mode.
Configuration options: [Branch Sequencing] [Branch Interleave] [Branch Mirroring] [Single Channel 0]
Patrol Scrubbing [Enabled]
Enables or disables the Patrol Scrubbing.
Configuration options: [Disabled] [Enabled]
Chapter 4: BIOS setup |