Chapter 5 Ethernet Cards
5.4
5.4 G1000-4 Card
The ONS 15454 SDH uses
The
Figure
Figure 5-3 G1000-4 Faceplate and Block Diagram
G1000
4
FAIL
ACT
RX
1
TX
ACT/LINK
RX
2
TX
ACT/LINK
RX
3
TX
ACT/LINK
RX
4
Flash | DRAM | CPU | Decode | To FPGA, BTC, |
|
|
| |||
PLD |
|
|
| |||||||
|
|
|
|
|
|
| ||||
|
|
|
|
| MACs |
|
|
|
| |
|
|
|
|
|
|
|
|
| B | |
|
|
|
|
|
|
|
|
| a | |
|
|
|
| Mux/ | Inter- |
|
| Protect/ | c | |
| Trans- |
| Ethernet | POS | BTC | Main | k | |||
GBICs | ceivers | MACs/switch | Demux | face | Function | Rx/Tx | p | |||
| ||||||||||
|
|
|
| FPGA | FPGA |
|
| BPIAs | l | |
|
|
|
|
|
|
|
|
| a | |
|
|
|
|
|
|
|
|
| n | |
|
|
|
|
|
|
|
|
| e | |
Power |
| Clock |
|
|
|
|
|
| ||
Generation |
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
| |||
|
|
|
|
| Buffer |
|
|
|
| |
|
|
|
|
| memory |
|
|
| 67863 | |
|
|
|
|
|
|
|
|
|
TX
ACT/LINK
The
Cisco ONS 15454 SDH Reference Manual, R5.0
| April 2008 |
| |
|
|