CY62128B

MoBL®

1-Mbit (128K x 8) Static RAM

Features

•Temperature Ranges

—Commercial: 0°C to 70°C

—Industrial: –40°C to 85°C

—Automotive: –40°C to 125°C

•4.5V–5.5V operation

•CMOS for optimum speed/power

•Low active power

(70 ns, LL version, Commercial, Industrial)

—82.5 mW (max.) (15 mA)

•Low standby power

(70 ns, LL version, Commercial, Industrial)

—110 µW (max.) (15 µA)

•Automatic power-down when deselected

•TTL-compatible inputs and outputs

•Easy memory expansion with CE1, CE2, and OE options

Functional Description[1]

The CY62128B is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE1), an active HIGH Chip Enable (CE2), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking Chip Enable One (CE1) and Write Enable (WE) inputs LOW and Chip Enable Two (CE2) input HIGH. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A16).

Reading from the device is accomplished by taking Chip Enable One (CE1) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable Two (CE2) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O0 through I/O7) are placed in a high-impedance state when the device is deselected (CE1 HIGH or CE2 LOW), the outputs are disabled (OE HIGH), or during a write operation (CE1 LOW, CE2 HIGH, and WE LOW).

The CY62128B is available in a standard 450-mil-wide SOIC, 32-pin TSOP type I and STSOP packages.

Logic Block Diagram

 

 

 

 

 

 

INPUT BUFFER

 

I/O 0

 

 

 

 

A0

ROW DECODER

 

 

I/O 1

A1

 

 

I/O 2

A2

 

SENSE AMPS

A3

 

 

A4

512x 256x 8

I/O 3

A5

ARRAY

 

A6

 

I/O 4

A7

 

A8

 

 

 

I/O 5

 

 

 

 

CE1

 

COLUMN

POWER

I/O 6

 

DOWN

 

 

DECODER

 

CE2

 

 

 

I/O 7

WE

 

 

 

OE

 

9 10 11 12 13 14 15 16

 

 

 

A A A A A A A A

 

 

Note:

 

 

 

 

1.For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-05300 Rev. *C

 

 

 

 

Revised March 7, 2005

[+] Feedback

Page 1 Page 2
Page 1
Image 1
Cypress CY62128B manual Features, Functional Description1, Logic Block Diagram, Cypress Semiconductor Corporation
Page 1 Page 2

CY62128B specifications

The Cypress CY62128B is a high-performance static random-access memory (SRAM) device designed to deliver reliable data storage solutions in a variety of applications. This device is particularly notable for its speed and high-density capabilities, making it suitable for both consumer electronics and industrial applications.

One of the main features of the CY62128B is its organization as a 128K-bit memory chip, which typically comes in a 16K x 8-bit configuration. This allows for efficient processing and storage of data, enabling quick access times. The device boasts access times of 55 ns, making it an excellent choice for applications that require fast data retrieval and processing. Such speed is crucial for modern computing tasks, where delays can significantly impact overall performance.

In addition to its speed, the CY62128B incorporates low-power consumption technology, which is vital for battery-operated devices and other energy-sensitive applications. The operating current is typically in the range of 30 mA, while the standby current is a mere 0.02 mA when the chip is not in use. This combination of low power and high-speed functionality ensures that the device operates efficiently in a wide range of conditions.

The CY62128B also features a wide operating voltage range, accommodating both 2.7V to 5.5V. This versatility allows it to be employed in diverse environments and devices, adapting as necessary to various power supply configurations. Its compatibility with different voltage levels enhances its usability in portable electronics and various embedded systems.

Additionally, the CY62128B benefits from a fast transition between read and write operations, thanks to its asynchronous memory structure. This means that data can be changed and accessed without the need for complex timing sequences, promoting simplicity in system design and reducing overhead.

Another significant characteristic is the robust reliability of the CY62128B, which uses advanced CMOS technology. The chip is built to withstand challenging operating conditions, such as extreme temperatures and radiation exposure, making it suitable for aerospace and military applications.

In summary, the Cypress CY62128B is a versatile and reliable SRAM solution, offering high density, fast access times, low power consumption, and a broad operating voltage range. These features make it an ideal choice for diverse applications, from consumer electronics to industrial systems. Its combination of speed, efficiency, and reliability reflects the innovation that Cypress is known for in the semiconductor industry.
Top Page Image Contents