TAP Controller State Diagram

CY7C1561V18, CY7C1576V18

CY7C1563V18, CY7C1565V18

The state diagram for the TAP controller follows. [12]

TEST-LOGIC RESET

TEST-LOGIC/ IDLE

1		1	1
1	SELECT	1	SELECT
	DR-SCAN		IR-SCAN
	0		0
	1		1

CAPTURE-DR		CAPTURE-IR
0		0
SHIFT-DR	0	SHIFT-IR	0
1		1
EXIT1-DR	1	EXIT1-IR	1
EXIT1-DR		EXIT1-IR
0		0
PAUSE-DR	0	PAUSE-IR	0
1		1
0		0
EXIT2-DR		EXIT2-IR
1		1
UPDATE-DR		UPDATE-IR
1		1
0		0

Note

12. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

Document Number: 001-05384 Rev. *F

Page 14 of 28

[+] Feedback

Page 14

Image 14

Cypress CY7C1563V18, CY7C1576V18, CY7C1565V18 TAP Controller State Diagram, State diagram for the TAP controller follows

Contents

Functional Description Features ConfigurationsSelection Guide Description 400 MHz 375 MHz 333 MHz 300 MHz Unit Doff Logic Block Diagram CY7C1561V18Logic Block Diagram CY7C1576V18 Logic Block Diagram CY7C1563V18 Logic Block Diagram CY7C1565V18 CY7C1561V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1576V18 8M x CY7C1565V18 2M x CY7C1563V18 4M xWPS BWS Negative Input Clock Input Pin DefinitionsPin Name Pin Description TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for Jtag Write Operations Functional OverviewRead Operations Byte Write Operations Depth Expansion Valid Data Indicator QvldApplication Example Programmable Impedance Operation Truth TableWrite Cycle Descriptions Comments Device Write cycle description table for CY7C1576V18 followsWrite cycle description table for CY7C1565V18 follows Into the device. D359 remains unaltered Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller follows TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions Instruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit Size Boundary Scan Order Bit # Bump ID DLL Constraints Power Up Sequence in QDR-II+ SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics 300 MHz Automatic Power down Max VDD 400 MHzVDD Operating Supply VDD = Max 333 MHz Current Both Ports Deselected Thermal Resistance AC Electrical CharacteristicsCapacitance Parameter Description Test Conditions Max Unit Parameter Min Max Switching CharacteristicsConsortium Description 400 MHz 375 MHz 333 MHz 300 MHz Unit High Switching Waveforms Read/Write/Deselect Sequence 31, 32 Ordering Information 333 Package Diagram Ball Fbga 15 x 17 x 1.4 mm Document History

Cypress CY7C1563V18 TAP Controller State Diagram, State diagram for the TAP controller follows

Models: CY7C1576V18 CY7C1563V18 CY7C1561V18 CY7C1565V18

The state diagram for the TAP controller follows. [12]

TAP Controller State Diagram