Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1394BV18, CY7C1992BV18, CY7C1393BV18, CY7C1392BV18 manual Ordering Information

Models: CY7C1393BV18 CY7C1392BV18 CY7C1992BV18 CY7C1394BV18

1 31

Download 31 pages 53.33 Kb

Page 26

Image 26

CY7C1392BV18, CY7C1992BV18

CY7C1393BV18, CY7C1394BV18

Ordering Information

Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed	Ordering Code	Package	Package Type	Operating
(MHz)	Ordering Code	Diagram	Package Type	Range
300	CY7C1392BV18-300BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial

	CY7C1992BV18-300BZC

	CY7C1393BV18-300BZC

	CY7C1394BV18-300BZC

	CY7C1392BV18-300BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

	CY7C1992BV18-300BZXC

	CY7C1393BV18-300BZXC

	CY7C1394BV18-300BZXC

	CY7C1392BV18-300BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial

	CY7C1992BV18-300BZI

	CY7C1393BV18-300BZI

	CY7C1394BV18-300BZI

	CY7C1392BV18-300BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

	CY7C1992BV18-300BZXI

	CY7C1393BV18-300BZXI

	CY7C1394BV18-300BZXI

278	CY7C1392BV18-278BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial

	CY7C1992BV18-278BZC

	CY7C1393BV18-278BZC

	CY7C1394BV18-278BZC

	CY7C1392BV18-278BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

	CY7C1992BV18-278BZXC

	CY7C1393BV18-278BZXC

	CY7C1394BV18-278BZXC

	CY7C1392BV18-278BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial

	CY7C1992BV18-278BZI

	CY7C1393BV18-278BZI

	CY7C1394BV18-278BZI

	CY7C1392BV18-278BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

	CY7C1992BV18-278BZXI

	CY7C1393BV18-278BZXI

	CY7C1394BV18-278BZXI

Document #: 38-05623 Rev. *D

Page 26 of 31

[+] Feedback

Image 26

Cypress CY7C1394BV18, CY7C1992BV18, CY7C1393BV18, CY7C1392BV18 manual Ordering Information

Contents

Functional Description FeaturesConfigurations Selection Guide Doff Logic Block Diagram CY7C1392BV18CLK 512K Logic Block Diagram CY7C1393BV18Logic Block Diagram CY7C1394BV18 Array Gen Read Data Reg Control CY7C1392BV18 2M x Pin ConfigurationBall Fbga 13 x 15 x 1.4 mm Pinout CY7C1992BV18 2M x CY7C1393BV18 1M x CY7C1394BV18 512K x Synchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Is Referenced with Respect to Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for Jtag Functional Overview Application Example Shows four DDR-II SIO used in an application Operation Truth TableWrite Cycle Descriptions Comments Device Write cycle description table for CY7C1992BV18 followsWrite cycle description table for CY7C1394BV18 follows Into the device. D359 remains unaltered Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller follows TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions Instruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit Size Boundary Scan Order Bit # Bump ID DLL Constraints Power Up Sequence in DDR-II SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics Input LOW Voltage Vref Document # 38-05623 Rev. *D AC Electrical CharacteristicsInput High Voltage Vref + Parameter Description Test Conditions Max Unit CapacitanceThermal Resistance Parameter Description Test Conditions Fbga Unit High Switching CharacteristicsParameter Min Max LOW Parameter Min Max Output Times DLL Timing Switching Waveforms Burst Ordering Information 250 167 Package Diagram Ball Fbga 13 x 15 x 1.4 mm NXR Document HistorySYT VKN/PYRS Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions USB