565
Chapter 31 External Bus
5.Operation of the Ordinary bus interface
5.3 Read -> Write OperationThis section shows the operating timing for read -> write.

■Operation Timing of Read -> Write

Figure 5-3 "Timing Chart for Read -> Write" shows the operation timing for (TYP3-0=0000B, AWR=0048H).
Figure 5-3 Timing Chart for Read -> Write
• Setting of the W07/W06 bits of the AWR register enables 0-3 idle cycles to be inserted.
• Settings in the CS area on the read side are enabled.
• This idle cycle is inserted if the next access after a read access is write access or access to another area.
5.4 Write -> Write OperationThis section shows the operation timing for write -> write.

■Write -> Write Operation

Figure 5-4 "Timing Chart for the Write -> Write Operation" shows the operation timing for (TYP3-0=0000B,
WR=0018H).
MCLK
AS
CSn
RD
WRn
D[31:0]
A[31:0]
Read Write
Idle *