SDRAM Precharge Control
When Enabled, all CPU cycles to SDRAM result in an All Banks Precharge Command on the SDRAM interface.
DRAM Data Integrity Mode
Select
System BIOS Cacheable
Selecting Enabled allows caching of the system BIOS ROM at
Video BIOS Cacheable
Selecting Enabled allows caching of the video BIOS ROM at C0000h to C7FFFh, resulting in better video performance. However, if any program writes to this memory area, a system error may result.
Video RAM Cacheable
Selecting Enabled allows caching of the video memory (RAM) at A0000h to AFFFFh, resulting in better video performance. Howev- er, if any program writes to this memory area, a memory access error may result.
8/16 Bit I/O Recovery Time
The I/O recovery mechanism adds bus clock cycles between PCI- originated I/O cycles to the ISA bus. This delay takes place because the PCI bus is so much faster than the ISA bus.
These two fields let you add recovery time (in bus clock cycles) for
62
