Mitsubishi Electronics ETH-1000 System Overview, Architecture of an Example Verification System

Models: ETH-1000

1 36
Download 36 pages 5.96 Kb
Page 6
Image 6
Chapter 2 System Overview

Chapter 2 System Overview

A Verification System is used as a test bed for verifying the steps documented in this Quick Start guide. The Verification System is shown in Figure 2 below with the IP address assignments of all the devices.

Netgear Switch

ICC

192.168.1.102

Monitoring Laptop 2

192.168.1.5ControlLogix

192.168.1.30

iQ (Built-in Ethernet Port)

192.168.1.40

iQ E71 Ethernet Module

192.168.1.45

iQ System

Figure 2 Architecture of an Example Verification System

The Verification System consists of one monitoring PC (e.g. Monitoring Laptop 1), a ControlLogix system, an ICC ETH-1000 module, and one Mitsubishi Q13UDEH PLC system.

The following list contains high-level steps to establish proper EtherNet/IP communication of this Verification System. Each of these steps will be further detailed in subsequent chapters

1.Connect the programming/monitoring PC, Rockwell PLC, ICC ETH-1000, and Mitsubishi PLC system to the Ethernet network

a.Configure all devices to have proper IP addresses and subnet masks as shown above.

b.Ensure that RSLogix5000, ICC Gateway Configuration Utility, and Mitsubishi GX Works2 or GX Developer software packages are installed on the programming PC.

2.Create a project using the RSLogix5000 software to interface with the Mitsubishi PLC.

a.Add the ICC ETH-1000 as a Generic Ethernet Module in the RSLogix5000 project.

3.Configure ICC ETH-1000

a.Configure EtherNet/IP Parameters

b.Map the ControlLogix Tags for the ETH-1000 to the internal ETH-1000 database locations

c.Map ICC ETH-1000 internal database locations to proper controller register and/or bit locations for the PLC.

4.Configure iQ system

a.Configure the Built-in Ethernet port on the iQ CPU

b.Configure the Ethernet port on an external Q71E71 module if necessary

2-1

Page 6
Image 6
Mitsubishi Electronics ETH-1000 manual System Overview, Architecture of an Example Verification System