
BARRIER SW |
| BARRIER SW ON | NORMAL |
OPEN |
|
|
|
HIGH | CHECK S6002, |
| |
|
| ||
| CN302, D3069, R3021 |
| |
|
|
| |
LOW |
|
|
|
LOW | CHECK IC132, PW1 |
| |
|
| ||
HIGH |
|
|
|
LOW | CHECK IC302 |
| |
|
| ||
(VDD) |
|
| |
|
|
| |
HIGH |
|
|
|
LOW | CHECK IC302, R3051 |
| |
|
| ||
(RESET) |
|
| |
|
|
| |
HIGH |
|
|
|
LOW | CHECK R3052 |
| |
(BAT OFF) |
|
| |
|
|
| |
HIGH |
|
|
|
NO | CHECK X3001 |
| |
|
| ||
OSCILLATION |
|
| |
|
|
| |
YES |
|
|
|
NO | CHECK X3002, |
| |
|
| ||
OSCILLATION |
| R3004, C3001, C3002 |
|
YES
CHECK IC301
NO PICTURECLK (114MHz) | YES | MAIN CLOCK FOR SYSTEM OPERATION |
OSCILLATION |
| NO OPERATION IF ABSENT |
CHECK L1105 |
| CHECK IC111, L1101, L1105 and X1101 |
YES |
|
|
SD CLK (57 MHz) | NG | MAIN CLOCK FOR SDRAM (IC106) |
OSCILLATION |
| NO OPERATION IF ABSENT FROM IC121 |
| CHECK IC101, IC106 and C1061 | |
YES |
|
|
NG | INCORRECT HANDSHAKING BETWEEN | |
| CPU AND | |
| ||
| CHECK EACH INTERFACE | |
|
| |
OK |
|
|
CHECK ASIC AND |
|
|
MEMORY PIN |
|
|
PUSH SHUTTER
BUTTON
NO | CHECK | |
(SCAN IN 0, 1) |
| S3029, D3064, |
PULSE INPUT |
| R3021, R3022 |
YES |
|
|
LOW | CHECK IC301 | |
(P ON, P(A) ON) |
| |
|
| |
HIGH |
|
|
NO | CHECK IC301, IC101 | |
| ||
HIGH |
| |
|
| |
YES |
|
|
SERIAL | NG | CHECK IC301, |
COMMUNICATION |
| |
| R3001, R3003, IC101 | |
| ||
|
| |
OK |
|
|
CHECK IC101 |
|
|