ATA REGISTERS

SSD-PXXX(I)-3100 DATA SHEET

DEVICE ADDRESS REGISTER

The Device Address register is used to maintain compatibility with ATA disk drive interfaces.

Table 45: Device Address Register

Operation

D7

D6

D5

D4

D3

D2

D1

D0

Read/Write

-

nWTG

nHS3

nHS2

nHS1

nHS0

nDS1

nDS0

 

 

 

 

 

 

 

 

 

Default Value

0

0

1

1

1

1

1

0

 

 

 

 

 

 

 

 

 

Bit(s) Description

7 Reserved bit.

6 Write Gate (nWTG). Low when a write to the device is in process.

5-2 nHS3 to nHS0. The negated binary address of the currently selected head.

1nDS1. Low when drive 1 is selected and active.

0nDS0. Low when drive 0 is selected and active.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

3100P-06DSR

PAGE 58

FEBRUARY 2, 2009

Page 68
Image 68
Silicon Image SSD-P16G(I)-3100 manual Device Address Register, Read/Write NWTG NHS3 NHS2 NHS1 NHS0 NDS1 NDS0 Default Value