| ATA COMMAND BLOCK AND SET DESCRIPTION |
Idle Immediate — 95h, E1h
When issued by the host, the device’s internal controller sets the BSY bit, enters Idle Mode, clears the BSY bit, and issues an interrupt. The interrupt is issued whether or not the Idle mode is fully entered.
Table 37: Idle Immediate — 95h, E1h
Register | D7 | D6 | D5 | D4 |
| D3 | D2 |
| D1 | D0 |
Feature |
|
|
|
| X |
|
|
|
| |
|
|
|
|
|
|
|
|
|
| |
Sector Count |
|
|
|
| X |
|
|
|
| |
|
|
|
|
|
|
|
|
|
| |
Sector Number |
|
|
|
| X |
|
|
|
| |
|
|
|
|
|
|
|
|
|
| |
Cylinder Low |
|
|
|
| X |
|
|
|
| |
|
|
|
|
|
|
|
|
|
| |
Cylinder High |
|
|
|
| X |
|
|
|
| |
|
|
|
|
|
|
|
|
|
| |
Drive Head | X | X | X | Drive |
|
|
| X |
| |
|
|
|
|
|
|
|
|
|
| |
Command |
|
|
| 95h or E1h |
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
SILICONSYSTEMS PROPRIETARY
This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.
PAGE 36 | JUNE 17, 2008 | DOCUMENT: |
