Device Address Register | Silicon Image SSDS00-3650H-R specs

SSD-HXXX(I)-3650 DATA SHEET

ATA REGISTERS

DEVICE ADDRESS REGISTER

The Device Address register is used to maintain compatibility with ATA disk drive interfaces.

Table 28: Device Address Register

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read/Write	-	nWTG	nHS3	nHS2	nHS1	nHS0	nDS1	nDS0

Default Value	0	0	1	1	1	1	1	0

Bit(s) Description

7 Reserved bit.

6 Write Gate (nWTG). Low when a write to the device is in process.

5-2 nHS3 to nHS0. The negated binary address of the currently selected head.

1nDS1. Low when drive 1 is selected and active.

0nDS0. Low when drive 0 is selected and active.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 26

JUNE 17, 2008

DOCUMENT: 3650H-02DSR

Page 38

Image 38

Silicon Image SSDS00-3650H-R manual Device Address Register, Read/Write NWTG NHS3 NHS2 NHS1 NHS0 NDS1 NDS0 Default Value

Contents

Sisecure FeaturesOverview Host and/or software IP Document No Release Date Changes UpdatedRevision History Table of Contents SSD-HXXXI-3650 Data Sheet Sales and Support Part Numbering Related Documentation SSD-HXXXI-3650 Data Sheet List of Figures List of Figures List of Tables ATA Command Block and Set Description Write Long Sectors 32h, 33h SSD-HXXXI-3650 Data Sheet Physical Specifications Physical Dimensions Pin Locations System Performance Product SpecificationsSystem Power Requirements System Reliability 047,674,880 046,240 2030 Product Capacity SpecificationsEnvironmental Specifications 098,446,336 098,528 4066 Pin Electrical SpecificationPin Assignments Data Inputs/Outputs. This is the 8-bit or Signal DescriptionsSignal Name Pins Type Description Disk Active/Slave Present. This open Ground. The device ground signal DMA Request. This signal is used for DMAController by -IORD and -IOWR. This signal Interrupt Request. This signal is an active Absolute Maximum Ratings Capacitance DC Characteristics Symbol Parameter 5V ±10% Units Minimum Maximum Access Read Timing O Access Read Timing Access Write Timing O Access Write Timing True IDE Read/Write Access Timing True IDE Read/Write Access Timing True IDE Multiword DMA Read/Write Access Timing True IDE Multiword DMA Read/Write Access Timing CS0# CS1# DA02 DA01 DA00 Task File Register SpecificationATA and True IDE Register Decoding Error Register ATA Registers Operation Feature RegisterRead/Write Feature Byte Read/Write Sector Count Default Value Sector Count Register Logical Block Number bits A07-A00 LBA Addressing Sector Number RegisterRead/Write Logical Block Number bits A15-A08 LBA Addressing Cylinder Low RegisterLow Cylinder High Register Logical Block Number bits A23-A16 LBA Addressing Drive/Head Register LBA27 LBA26 LBA25 LBA24 Corrected Data CORR. Always set to Drive Write Fault DWF. Always set toStatus Register Command Register Operation Read/Write ATA Command Code Alternate Status Register NIEN Bits Description Device Control RegisterOperation Write Read/Write NWTG NHS3 NHS2 NHS1 NHS0 NDS1 NDS0 Default Value Device Address Register ATA Command Set ATA Command Block and SET DescriptionATA Command Block and Set Description Class Command Name Registers Used Code ATA Command Set Register Check Power Mode 98h, E5hCheck Power Mode 98h, E5h Executive Drive Diagnostic 90h Executive Drive Diagnostic 90h Format Track 50h Drive Head Number LBA27-24 Command 50hFormat Track 50h Identify Drive ECh Identify Drive ECh Word Data Default Bytes Data Description Address Identify Drive Drive Attribute Data Identify Drive Drive Attribute Data Idle 97h, E3h Idle 97h, E3h Idle Immediate 95h, E1h Idle Immediate 95h, E1h Initialize Drive Parameters 91h Initialize Drive Parameters 91h Recalibrate 1Xh Drive Command 1XhRecalibrate 1Xh Read Buffer E4h Read Buffer E4h Read DMA C8h Drive Head Number LBA27-24 Command C8hRead DMA C8h Read Multiple C4h Drive Head Number LBA27-24 Command C4hRead Multiple C4h Read Sector 20h, 21h Drive Head Number LBA27-24 Command 20h or 21hRead Sector 20h, 21h Read Long Sectors 22h, 23h Drive Head Number LBA27-24 Command 22h or 23hRead Long Sectors 22h, 23h Read Verify Sectors 40h, 41h Drive Head Number LBA27-24 Command 40h or 41hRead Verify Sectors 40h, 41h Seek 7Xh Drive Head Number LBA27-24 Command 7XhSeek 7Xh Set Features’ Attributes Set Features EFhSet Features EFh Feature Operation Set Multiple Mode C6h Set Multiple Mode C6h Set Sleep Mode 99h, E6h Set Sleep Mode 99h, E6h Standby 96h, E2h Standby 96h, E2h Standby Immediate 94h, E0h Standby Immediate 94h, E0h Write Buffer E8h Write Buffer E8h Write DMA CAh Drive Head NumberLBA27-24 Command CAhWrite DMA CAh Write Multiple C5h Drive Head NumberLBA27-24 Command C5hWrite Multiple C5h Write Sectors 30h, 31h Drive Head Number LBA27-24 Command 30h or 31hWrite Sectors 30h, 31h Write Long Sectors 32h, 33h Drive Head Number LBA27-24 Command 32h or 33hWrite Long Sectors 32h, 33h Erase Sectors C0h Drive Head Number LBA27-24 Command C0hErase Sectors C0h Request Sense 03h Extended Error CodesExtended Error Codes Description Request Sense 03h Translate Sector 87h Drive Head Number LBA27-24 Command 87hTranslate Sector 87h Wear-Level F5h Wear-Level F5h Write Multiple w/o Erase CDh Drive Head Number LBA27-24 Command CDhWrite Multiple w/o Erase CDh Write Sectors w/o Erase 38h Drive Head Number LBA27-24 Command 38hWrite Sectors w/o Erase 38h Write Verify 3Ch Drive Head Number LBA27-24 Command 3ChWrite Verify 3Ch Part Numbering Nomenclature Sales and SupportPart Numbering 3650 Part Numbers Part Number Capacity Front Label Code Information Related DocumentationStandard Back Label with Lot Related Documentation Click here

SSD-HXXX(I)-3650 DATA SHEET

Table 28: Device Address Register

Read/Write

nWTG

nHS3

nHS2

nHS1

nHS0

nDS1

nDS0

Default Value

Bit(s) Description

SILICONSYSTEMS PROPRIETARY