SSD-HXXX(I)-3650 DATA SHEET

ELECTRICAL SPECIFICATION

AC CHARACTERISTICS

I/O Access Read Timing

A[10::0]

____

REG

__

CE

___

IORD

______

INPACK

______

IOIS16

D[15::0]

tRLIGL

tGHAX

 

 

tRHIGH

tCLIGL

tCHIGH

tIGLIGH

 

tAVIGL

tIGHINH

 

tIGLINL

tAXISH

 

tAVISL

 

tDVRL

tIGHQX

Figure 4: I/O Access Read Timing Diagram

Table 12: I/O Access Read Timing

Symbol

Parameter

Minimum

Maximum

Units

tDVRL

Data Delay after IORD

-

50

ns

tIGHQX

Data Hold following IORD

5

-

ns

tIGLIGH

IORD Pulse Width

65

-

ns

tAVIGL

Address Setup before IORD

25

-

ns

tGHAX

Address Hold following IORD

10

-

ns

tCLIGL

CE Setup before IORD

5

-

ns

tCHIGH

CE Hold following IORD

10

-

ns

tRLIGL

REG Setup before IORD

5

-

ns

tRHIGH

REG Hold following IORD

0

-

ns

tIGLINL

INPACK Delay falling from IORD

-

(1)

ns

tIGHINH

INPACK Delay Rising from IORD

-

(1)

ns

tAVISL

IOIS16 Delay Falling from Address

-

(1)

ns

tAXISH

IOIS16 Delay Rising from Address

-

(1)

ns

Note: (1) IOIS16 and INPACK are not supported.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 10

JUNE 17, 2008

DOCUMENT: 3650H-02DSR

Page 22
Image 22
Silicon Image SSDS00-3650H-R manual O Access Read Timing