4th Generation USB 2.0 Flash Media Controller with Integrated Card Power FETs & HS Hub
Datasheet
|
| BUFFER |
|
NAME | SYMBOL | TYPE | DESCRIPTION |
|
|
|
|
Over Current Sense | OCS[4:2]_N | IPU | Input from external current monitor indicating an over- |
|
|
| current condition. {Note: Contains internal |
|
|
| 3.3V supply} |
|
|
|
|
Green LED | GR[4:2]_N | I/O8 | Green indicator LED for ports 2, 3 and 4. Will be active |
|
|
| low when LED support is enabled via EEPROM or |
|
|
| SMBus. |
|
|
|
|
| CompactFlash (In True IDE mode) INTERFACE | ||
|
|
|
|
CF Chip Select 1 | CF_nCS1 | O8PU | This pin is the active low chip select 1 signal for the CF |
|
|
| ATA device |
|
|
|
|
CF Chip Select 0 | CF_nCS0 | O8PU | This pin is the active low chip select 0 signal for the task |
|
|
| file registers of CF ATA device in the True IDE mode. |
|
|
|
|
CF Register | CF_SA2 | O8 | This pin is the register select address bit 2 for the CF |
Address 2 |
|
| ATA device. |
|
|
|
|
CF Register | CF_SA1 | O8 | This pin is the register select address bit 1 for the CF |
Address 1 |
|
| ATA device |
|
|
|
|
CF Register | CF_SA0 | O8 | This pin is the register select address bit 0 for the CF |
Address 0 |
|
| ATA device. |
|
|
|
|
CF Interrupt | CF_IRQ | IPD | This is the active high interrupt request signal from the |
|
|
| CF device. |
|
|
|
|
CF Data [15:8] | CF_D[15:8] | I/O8PD | The |
|
|
| IDE mode data transfer. |
|
|
| In the True IDE Mode, all of task file register operation |
|
|
| occur on the CF_D[7:0], while the data transfer is on |
|
|
| CF_D[15:0]. |
|
|
| The |
|
|
| down resistor. |
|
|
|
|
CF Data [7:0] | CF_D[7:0] | I/O8PD | The |
|
|
| True IDE mode data transfer. |
|
|
| In the True IDE Mode, all of task file register operation |
|
|
| occur on the CF_D[7:0], while the data transfer is on |
|
|
| CF_D[15:0]. |
|
|
| The |
|
|
| down resistor. |
|
|
|
|
IO Ready | CF_IORDY | IPU | This pin is active high input signal. |
|
|
| This pin has an internally controlled weak |
|
|
| resistor. |
|
|
|
|
CF | CF_nCD2 | IPU | This card detection pin is connected to the ground on |
Card Detection2 |
|
| the CF device, when the CF device is inserted. |
|
|
| This pin has an internally controlled weak |
|
|
| resistor. |
|
|
|
|
CF | CF_nCD1 | IPU | This card detection pin is connected to ground on the |
Card Detection1 |
|
| CF device, when the CF device is inserted. |
|
|
| This pin has an internally controlled weak |
|
|
| resistor. |
|
|
|
|
CF | CF_nRESET | O8 | This pin is an active low hardware reset signal to CF |
Hardware Reset |
|
| device. |
|
|
|
|
SMSC USB2601/USB2602 | 15 | Revision 1.6 |
| DATASHEET |
|