Sony AA-2U service manual Adjustment Items 3

ADJUSTMENT ITEMS (3 OF 6) KV-32FV27 / 36FS13 / 36FS17 / 36FV27 / 38FS17

Register

Name

24ST0S

25	WSC
26	VTRH
27	VTRR
28	LDSR
29	PWRE
30	VAPG
31	VAPI
32	TEST
33	YPFT
34	YPFG
35	V1PS
36	VEGS
37	CC3N
38	C0HS
39	CLPH
40	SEL2
41	SEL1
42	YHCO
43	YHCG
44	OVST
45	CSHD
46	KCTT
47	SHT
48	VCT
49	OTT
50	CL2D
51	CGGT
52	CLEB
53	CGT
54	HPLL
55	BPLL
56	FSCF
57	PLLF
58	KILR
59	HSSL
60	VSSL
61	BGPS
62	BGPW
63	ADCL
64	ADPD
65	NSDW
66	CNRF
0	SHPR
1	BLAD
2	SRTS
3	YNR
4	GIRE
5	DAC1
6	DAC2

		Description	Data	Adj/Fix	Initial	32"		36"/38"				Comments
			Range		Data	FV	FS		FV
		Select ST0 Pin Output Signal	0-3	FIX	1		1			External Y-ADC clamp pulse
		Noise Detection Coring	0-3	FIX	1		1			1LSB coring for noise detection circuit
		H-sync Non-Standard Detection Hysteresis	0-3	FIX	1		1			Low hysteresis (2 clock pulses)
		H-sync Non-Standard Detection Sensitivity	0-3	FIX	1		1			Medium sensativity (+/- 8 clock pulses)
		Frame Sync Non-Std Detection Sensativity	0-3	FIX	2		2			Low sensativity (1.5 clock pulses)
		Internal ADC Input Range	0,1	FIX	0		0			Same input range on Y-ADC and C-ADC
		Vertical Aperture Compensation Gain	0-7	FIX	4		4			0: Correction OFF, 7: Max Correction
		Vertical Aperture Comp Convergence	0-31	FIX	12		12			0: Correction OFF, 31: Max Correction
		Test Bit	0,1	FIX	0		0			Normal Mode
		Y Peaking Filter Center Frequency	0-3	FIX	3		3			4.22 MHz
		Y Peaking Filter Gain	0-15	FIX	7		6			0: -1 gain, 15: 0.875 gain
		Horizontal Dot Supression Level	0-3	FIX	2		2			Medium suppression
		Vertical Dot Supression Level	0-3	FIX	2		2			Medium supression
		Line Comb C Separation Filter	0,1	FIX	0		0			Narrow bandwidth
		C Signal Delay Time at NR	0,1	FIX	0		0			1H Delay
		Y-ADC Clamp Test Bit	0,1	FIX	0		0			Normal Mode
		DC Detection High Freq Sensativity	0,1	FIX	0		0			Low sensativity, Close to still pictures
COMB3D uPD64082		DY detection Low Freq Sensativity	0,1	FIX	0		0			Low sensativity, Close to still pictures
		Y High Freq Coring	0-3	FIX	1		0			Small Amount of coring (+/- 1LSB)
		Y High Freq Coring Gain	0,1	FIX	0		0			Gain = 1
		Non Standard Detection Test Bit	0,1	FIX	0		0			Normal Mode
		H/V counter Test Bit	0,1	FIX	0		0			Normal Mode
		H/V counter Test Bit	0-3	FIX	0		0			Normal Mode
		Non Standard Detection Test Bits	0,1	FIX	0		0			Normal Mode
		H/V counter Test Bit	0,1	FIX	0		0			Normal Mode
		H/V counter Test Bit	0,1	FIX	0		0			Normal Mode
		Clock Generator Test Bit	0,1	FIX	1		1			Normal Mode
		Clock Generator Test Bit	0,1	FIX	0		0			Normal Mode
		Clock Generator Test Bit	0,1	FIX	0		0			Normal Mode
		Clock Generator Test Bit	0,1	FIX	0		0			Normal Mode
		Horizontal PLL Filter	0,1	FIX	1		1			Quick convergence
		Burst PLL Filter	0,1	FIX	1		1			Quick convergence
		Burst Extraction Gain	0,1	FIX	0		0			High gain
		PLL Loop Gain	0,1	FIX	1		1			High gain, quick convergence
		Killer Detection Reference	0-15	FIX	3		3			0: Detection off, 15: High detection sensativity
		Horizontal Sync Slice Level	0-15	FIX	12		12			0: 4LSB, 15: 19LSB
		Vertical Sync Slice Level	0-15	FIX	8		8			0: HSSL + 0LSB, 15: HSSL + 15LSB
		Burst Gate Start Position	0-15	FIX	5		5			0: Hsync center + 2ms, 15: Hsync center +5.75ms
		Internal Burst Gate Pulse Width	0-15	FIX	10		10			0: 0.5ms,	15: 4.25ms
		ADC Clock Delay	0-3	FIX	3		3			0: 0ns, 3: 20.5ns (typical)
		ADC Power Down	0,1	FIX	1		1			Stop ADC when not in use
		Non Standard Detection Test Bit	0,1	FIX	0		0			Normal Mode
		CNR Section Test Bit	0,1	FIX	0		0			Normal Mode
IMPPIC TA1226		Controls both DL APACON and SRT	0-127	Fix by Model	52	52	59		52	0: Minimum, 127: Maximum
	N	Black Area Detect	0-3	FIX	0		0			0: 10IRE,	1: 20IRE,	2: 30IRE, 3: 40IRE
		SRT Start Amplitude	0-3	FIX	3		3			0: 7IRE, 1: 10IRE,		2: 14IRE, 3: 28IRE
		Controls YNR ON/OFF	0,1	FIX	1		1			YNR ON
		Gamma Correction Start Point	0-3	FIX	3		3			0: 70IRE,	1: 80IRE, 2: 90IRE, 3: OFF
		1 bit DAC Output	0,1	FIX	0		0			Open
		1 bit DAC Output	0,1	FIX	0		0			Open

— 18 —