Texas Instruments manual CDCM7005 Functional Block Diagram, ⎟ ⎟ ⎟ ⎟ ⎟ 6 ⎟, ⎟ 4 o, P Divider

Models: CDCM7005

1 34
Download 34 pages 30.24 Kb
Page 9
Image 9
CDCM7005 Functional Block Diagram

CDCM7005 Functional Block Diagram

1.1 CDCM7005 Functional Block Diagram

 

 

VCC

AVCC

 

 

Selected REF Signal

 

REF_SEL

Manual &

 

 

Automatic

freq. detect

 

CLK Select

> 2 MHz

 

 

 

freq. detect

 

 

 

> 2 MHz

PRI_REF

 

MUXREF

 

 

LVCMOS

Progr. Delay

 

Reference

M

 

 

 

 

 

SEC_REF

 

Clock

 

 

 

 

 

Feedback

Progr. Delay

 

Clock

N

CTRL_LE

SPI LOGIC

 

CTRL_DATA

 

 

CTRL_CLK

 

PECL

 

 

 

 

to

 

 

LVCMOS

PD

 

 

RESET or

 

FB_MUX

 

 

HOLD

 

 

VCC_CP

 

 

 

 

STATUS_REF /

 

 

 

 

PRI_SEC_CLK

 

 

 

 

STATUS_VCXO

 

 

 

 

/ I_REF_CP

 

 

 

 

PLL_LOCK

 

 

LOCK

HOLD

 

Progr. Divider

 

 

 

M

210

 

 

 

 

 

PFD

Charge

CP_OUT

Progr. Divider

Pump

 

 

N

212

 

 

 

 

 

 

 

Current

 

 

 

 

Reference

 

 

 

 

LV

 

 

 

 

CMOS

 

 

Y0 MUX

 

Y0A

 

 

 

LV

 

 

 

PECL

 

 

 

Y0B

 

 

 

 

 

 

 

 

LV

 

 

 

 

CMOS

 

 

 

 

LV

 

 

 

 

CMOS

 

 

 

 

Y1A

VCXO_IN 1.1 CDCM7005 Functional Block Diagram PECL

VCXO_IN  ⎟ 1⎟ 4o90 INPUT

P DividerVCC − 1.3 V1

Manual backgroundManual background2

Manual backgroundManual background3

Manual backgroundManual background4

Manual backgroundManual background6 Manual backgroundManual background8

16

4o90

8

90o

 

P16−Div

P Divider

Y1MUX

LV

PECL

Y1B

 

 

LV

 

CMOS

 

LV

 

CMOS

Y2 MUX

Y2A

LV

PECL

Y2B

 

 

LV

 

CMOS

 

LV

 

CMOS

Y3 MUX

Y3A

LV

PECL

Y3B

 

 

LV

 

CMOS

VBB

Bias Generator

VCC − 1.3 V

 

 

LV

 

CMOS

Y4 MUX

Y4A

LV

PECL

Y4B

 

 

LV

 

CMOS

GND

1-2

Page 9
Image 9
Texas Instruments manual CDCM7005 Functional Block Diagram, ⎟ ⎟ ⎟ ⎟ ⎟ 6 ⎟, ⎟ 4 o, P Divider, VCC − 1.3