Universal Parallel Port (uPP AM18x only)
What Is uPP?
High Speed parallel data port
Two Bidirectional and
Independent 16bit channels
Internal dedicated DMA to
streamline data I/O
Simple I/O Protocol
Value of uPP
uPP Peripheral
CPUConfigI/O
Registers Channel
A
Memory | I/OI/O |
Internal | |
DMA | Channel |
CPU | B |
Interrupt |
|
External Pins
|
|
|
|
|
|
|
Efficient Processor to FPGA |
|
| Configuration | Throughput (MB/s) |
| |
|
|
|
|
| ||
| communication enabled by high |
|
|
|
| |
| 1 | Ch, | 120 |
| ||
| speed data I/O |
|
|
|
|
|
| 2 | Ch, 1 | Way, | 120 |
| |
Enable |
|
|
|
|
| |
2 | Ch, 1 | Way, | 160 |
| ||
| design in various topologies |
| ||||
|
|
|
|
|
| |
Interface with high speed ADCs | 2 | Ch, 2 | Way, | 240 |
| |
|
|
|
|
| ||
| andand DACsDACs | HPI | 5050 |
|
23