IBM DS-2000 warranty AUD Rate Selection

Page 18

B

AUD RATE SELECTION

 

 

J1

 

 

 

 

 

 

J1

 

 

 

+-----------

 

+

 

 

+-----------

 

 

+

 

1

o

o+ o

4

 

 

1

o--

o

o

4

 

2

o

o+ o

5

 

 

2

o

o--

o

5

 

+-----------

 

+

 

 

+-----------

 

 

+

 

(a) ÷1

input

clock

(b)

÷2

input

clock

 

 

 

J1

 

 

 

 

 

 

J1

 

 

 

+-----------

 

+

 

 

+-----------

 

 

+

 

1

o

o--

o

4

 

 

1

o+ o--

o

4

 

2

o--

o

o

5

 

 

2

o+ o--

o

5

 

+-----------

 

+

 

 

+-----------

 

 

+

 

(c) ÷5

input

clock

(d)

÷10

input

clock

 

F i g u r e 1 4 .

I n p u t c l o c k f r e q u e n c y o p t i o n s .

F o r

 

 

compatibility,

the

jumper

 

should be

set at

 

 

÷10

(

18.432

MHz

÷

10

= 1.8432 MHz ).

 

T h e b a u d r a t e m a y n o w b e c a l c u l a t e d u s i n g t h e

equation

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

crystal frequency

 

 

 

 

baud rate

= -------------------

 

 

 

 

 

 

 

 

 

 

 

16 x divider x DL

 

 

 

where

divider = the clock divider setting of jumper J1 DL = the value programmed into the baud rate

divisor latches of the 16550.

+

-----------

+

-------------

+-----------------------

+

Desired

Divisor

Error Between Desired

Baud Rate

Latch Value

and Actual Value (%)

+

-----------

+

-------------

+-----------------------

+

110

1047

0.026

300

384

-

1200

96

-

2400

48

-

4800

24

-

9600

12

-

19200

6

-

38400

3

-

56000

2

2.86

+

-----------

+

-------------

+-----------------------

+

Figure 15 . Divisor latch settings for common baud rates using a 1.8432 MHz input clock.

iii

Image 18
Contents Warranty Information Date of PurchaseSerial Number Table of Contents List FifoModem Introduction CPUII . Board Description Functional Description Functional Description III Functional Dlab Register DescriptionFunctional Description Interrupt Enable Register Functional Description Interrupt Identification Register Func Tional Description IID2 IID1 IID0 IPFunctional Description Fifo Control Register Line Control Register Parity selections STB STB WLS1 WLS0Functional Description Modem Control Register Temt Functional Description Line Status RegisterFfrx ThreData ready Indicates Is present Receive buffer Functional Description Modem Status Register Baud Rate Selection Fifo Interrupt Mode OperationFunctional Description Scratchpad Register PC/XTAUD Rate Selection Addressing VI. Addressing VII InterruptsVIII. Programmable Option Select Programm Able Option Select Programmable Option Select Available interrupt levels IiiOUT PUT Configurations IX. Output Configurations Output Configurations Auxin Rclk Rclk AuxinBaudout Auxout DTR RTSOutput Configurations Ternal Connections External Connections Installation XI. Installation XII Specifications