Texas Instruments Control Loop Bode Diagrams TPS62065, TPS62065 Gain and Phase vs Frequency

Page 11

www.ti.com

TPS62065/67EVM Test Data

6.5Control Loop Bode Diagrams: TPS62065

Figure 10 and Figure 11 illustrate typical TPS62065 gain and phase performance versus frequency at VIN = 3.6 V and 5.0 V, respectively, using the TPS62025EVM.

Conditions: VIN = 3.6 V, VOUT = 1.8 V, IOUT = 1.6 A; bandwidth: 224 kHz, phase margin: 59°

Figure 10. TPS62065 Gain and Phase vs Frequency

Conditions: VIN = 5.0 V, VOUT = 1.8 V, IOUT = 1.6 A; bandwidth: 271 kHz, phase margin: 54°

Figure 11. TPS62065 Gain and Phase vs Frequency

SLVU364 –March 2010

TPS62065/67EVM

11

Submit Documentation Feedback

 

 

Copyright © 2010, Texas Instruments Incorporated

Image 11
Contents TPS62065/67EVM Introduction FeaturesElectrical Performance Specifications TPS62065/67EVM Performance CharacteristicsTPS62065EVM Schematic TPS62056/67EVM SchematicEnable Jumpers/Switches TPS62065EVM Connector and Test Point DescriptionsEnable Jumpers/Switches TPS62067EVM 9 J27 Vout SMA Test ConfigurationHardware Setup 8 JP20 ENTesting Procedure TPS62065Startup TPS62065/67EVM Test DataEfficiency Start-up TPS62065TPS62067Startup Start-up and Shutdown TPS62067TPS62065 Output Voltage Ripple PFM Mode Output Voltage Ripple Power-Save ModeTPS62065 Gain and Phase vs Frequency Control Loop Bode Diagrams TPS62065TPS62065/67EVM-347 Assembly Drawings and Layout TPS62065/67EVM Component Placement Top View TPS62065/67EVM Top-Side Copper Top View TPS62065/67EVM Internal Layer 2 X-Ray View, from Top TPS62065/67EVM Internal Layer 1 X-Ray View, from Top TPS62065/67EVM Bottom-Side Copper Bottom View TPS62065/67EVM Bill of Materials1 2 3 Bill of MaterialsEVM Warnings and Restrictions Evaluation Board/Kit Important NoticeFCC Warning Important Notice