Texas Instruments TPS62065 specifications Enable Jumpers/Switches TPS62067EVM

Page 5

www.ti.com

Connector and Test Point Descriptions

4.1.9J16 VOUT (SMA)

This SMA connector is connected to the output voltage of the TPS62065. It can be used to easily analyze the noise spectrum of the output voltage with a spectrum analyzer. By default, J16 is not assembled on the EVM.

4.2Enable Jumpers/Switches: TPS62067EVM

4.2.1J20 VIN

This header is the positive connection to the input power supply. The power supply must be connected between J10 and J12 (GND). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V.

4.2.2J21 S+/S–

J21 S+/S– are the sense connections for the converter input. Connect a voltmeter, or the sense connection of a power supply or an oscilloscope, to this header.

4.2.3J22 GND

This header is the return connection to the input power supply. Connect the power supply between J22 and J20 (VIN). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V.

4.2.4J23 VOUT

This header is the positive output of the step-down converter. The output voltage of the TPS62067 is adjustable with the feedback resistors R20 and R21. On the EVM, the output voltage is set to 3.3 V by default.

NOTE: There is a feed-forward capacitor required. Refer to the TPS6206x data sheet (SLVS833) for detailed information.

4.2.5J24 S+/S–

J24 S+/S– are the sense connections for the converter output. Connect a voltmeter, or the sense connection of an electronic load or an oscilloscope, to this header.

4.2.6J25 GND

J25 is the return connection of the converter. A load can be connected between J25and J23 (VOUT). The converter is capable of a load up to 2,000 mA load current.

4.2.7J26 PG

PG (Power Good) is an open-drain output. A 1-MΩ pull-up resistor is connected between VIN and PG. This circuit is active once the device is enabled. It is driven by an internal comparatir that is connected to the FB voltage. The PG output provides a high-level output once the FB voltage reaches 95% of its nominal value. The PG output provides a low-level output when the FB voltage falls below 90% of its nominal value.

NOTE: This function is only available on the TPS62067EVM.

SLVU364 –March 2010

TPS62065/67EVM

5

Submit Documentation Feedback

 

 

Copyright © 2010, Texas Instruments Incorporated

Image 5
Contents TPS62065/67EVM Electrical Performance Specifications FeaturesTPS62065/67EVM Performance Characteristics IntroductionTPS62065EVM Schematic TPS62056/67EVM SchematicEnable Jumpers/Switches TPS62065EVM Connector and Test Point DescriptionsEnable Jumpers/Switches TPS62067EVM Hardware Setup Test Configuration8 JP20 EN 9 J27 Vout SMATesting Procedure Efficiency TPS62065/67EVM Test DataStart-up TPS62065 TPS62065StartupTPS62067Startup Start-up and Shutdown TPS62067TPS62065 Output Voltage Ripple PFM Mode Output Voltage Ripple Power-Save ModeTPS62065 Gain and Phase vs Frequency Control Loop Bode Diagrams TPS62065TPS62065/67EVM-347 Assembly Drawings and Layout TPS62065/67EVM Component Placement Top View TPS62065/67EVM Top-Side Copper Top View TPS62065/67EVM Internal Layer 2 X-Ray View, from Top TPS62065/67EVM Internal Layer 1 X-Ray View, from Top TPS62065/67EVM Bottom-Side Copper Bottom View TPS62065/67EVM Bill of Materials1 2 3 Bill of MaterialsEVM Warnings and Restrictions Evaluation Board/Kit Important NoticeFCC Warning Important Notice