Cypress CY7C1338G manual Ball BGA 14 x 22 x 2.4 mm

Page 16

CY7C1338G

Package Diagrams (continued)

A1 CORNER

119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)

Ø0.05 M C Ø0.25 M C A B

Ø0.75±0.15(119X)

1 2 3 4 5 6 7

A

B

C

D

E

F

G

H

J

K

L

M

N

P

R

T

U

Ø1.00(3X) REF.

19.50

22.00±0.20

1.27

20.32

10.16

7

6

5

4

3

2

1

A

B

C

D

E

F

G H J K L M N P R T U

0.70 REF.

12.00

C0.25

0.90±0.05

30° TYP.

SEATING PLANE

A

2.40 MAX.

0.15 C

B

0.15(4X)

3.81

7.62

14.00±0.20

51-85115-*B

1.27

0.56

C

 

 

 

60±0.10

Intel and Pentium are registered trademarks and i486 is a trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05521 Rev. *D

Page 16 of 17

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Image 16
Contents Features Logic Block DiagramFunctional Description1 Cypress Semiconductor CorporationPin Configurations Selection Guide15CY7C1338G 133 MHz 100 MHz UnitPin Configurations Ball BGA Pinout Pin DefinitionsName Description Byte Write Select Inputs, active LOW. Qualified withFunctional Overview Linear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Address Cycle Description Used CE2 Adsp Adsc ADV Write CLKPartial Truth Table for Read/Write2 FunctionMaximum Ratings Operating RangeAmbient Range GND ≤ VI ≤ VddqThermal Resistance10 Capacitance10AC Test Loads and Waveforms Setup Times 133 100 Parameter Description Unit Min MaxClock Output TimesTiming Diagrams Read Cycle Timing17Write Cycle Timing17 AdscRead/Write Timing17, 19 DON’T CareZZ Mode Timing 21 Ordering Information Package DiagramsPin Tqfp 14 x 20 x 1.4 mm Ball BGA 14 x 22 x 2.4 mm Issue Date Orig. Description of Change Document History