Cypress CY8C24094, CY8C24994, CY8C24894 manual AC I2C Specifications

Page 37

CY8C24094, CY8C24794

CY8C24894, CY8C24994

10.0.6 AC I2C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C TA 85°C, or 3.0V to 3.6V and -40°C TA 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 10-27. AC Characteristics of the I2C SDA and SCL Pins for Vdd

Symbol

 

Description

Standard Mode

 

Fast Mode

 

Units

 

Notes

 

Min

Max

 

Min

Max

 

 

 

 

 

 

 

 

 

 

 

 

 

 

FSCLI2C

 

SCL Clock Frequency

0

100

0

400

 

kHz

 

 

 

THDSTAI2

 

Hold Time (repeated) START Condition. After

4.0

0.6

 

μs

 

 

 

C

 

this period, the first clock pulse is generated.

 

 

 

 

 

 

 

 

 

 

TLOWI2C

 

LOW Period of the SCL Clock

4.7

1.3

 

μs

 

 

 

THIGHI2C

 

HIGH Period of the SCL Clock

4.0

0.6

 

μs

 

 

 

TSUSTAI2

 

Set-up Time for a Repeated START Condition

4.7

0.6

 

μs

 

 

 

C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

THDDATI2

 

Data Hold Time

0

0

 

μs

 

 

 

C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TSUDATI2

 

Data Set-up Time

250

100[14]

 

ns

 

 

 

C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TSUSTOI2

 

Set-up Time for STOP Condition

4.0

0.6

 

μs

 

 

 

C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TBUFI2C

 

Bus Free Time Between a STOP and START

4.7

1.3

 

μs

 

 

 

 

 

 

Condition

 

 

 

 

 

 

 

 

 

 

TSPI2C

 

Pulse Width of spikes are suppressed by the

0

50

 

ns

 

 

 

 

 

 

input filter.

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 10-6. Definition for Timing for Fast/Standard Mode on the I2C Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDA

TLOWI2C

 

 

 

TSUDATI2C

 

 

 

 

SCL

 

 

 

S

THDSTAI2C THDDATI2C

THIGHI2C

TSUSTAI2C

THDSTAI2C

Sr

TSPI2C

TSUSTOI2C

TBUFI2C

P S

Note

14.A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tSU;DAT Š 250 ns must then be met. This automatically is the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Document Number: 38-12018 Rev. *M

Page 37 of 47

[+] Feedback

Image 37
Contents Logic Block Diagram FeaturesCypress Semiconductor Corporation 198 Champion Court O C C O R EDigital System PSoC Functional OverviewPSoC Core Analog Multiplexer System Analog SystemPSoC Device Characteristics CyPros Consultants Solutions Library Technical SupportGetting Started Additional System ResourcesPSoC Designer Software Subsystems Development ToolsIn-Circuit Emulator Designing with PSoC Designer Configure ComponentsOrganize and Connect Select ComponentsAcronyms Used Document ConventionsUnits of Measure Numeric Naming56-Pin Part Pinout Pin InformationPin Part Pinout QFN2 56-Pin Part Pinout with XresPin Type Name Pin Type Name Description Digital Analog 68-Pin Part PinoutPin Part Pinout QFN 68-Pin Part Pinout On-Chip DebugBall Part Pinout Vfbga 100-Ball Vfbga Part PinoutPin Name Description PinCY8C24094 OCD Not for Production 100-Ball Vfbga Part Pinout On-Chip DebugVss Ground connection D10 Pin Part Pinout Tqfp 100-Pin Part Pinout On-Chip DebugPin Digital Analog Name Description Tqfp Register Conventions Register ReferenceRegister Mapping Tables Convention DescriptionRegister Map Bank 0 Table User Space Name Addr 0,Hex AccessAccess Name Register Map Bank 1 Table Configuration SpaceAccess Name Addr 1,Hex Units of Measure Symbol Unit of Measure Electrical SpecificationsAbsolute Maximum Ratings Symbol Description Min Typ Units Operating TemperatureOperating Temperature Symbol Description Min Typ Max Units Absolute Maximum RatingsDC Chip Level Specifications DC Electrical CharacteristicsDC General Purpose I/O Specifications DC Operational Amplifier Specifications DC Full-Speed USB SpecificationsPsrroa DC Low Power Comparator SpecificationsTcvoso DC Analog Output Buffer SpecificationsPsrrob DC Analog Reference Specifications Capacitor Unit Value Switched Capacitor DC Analog PSoC Block SpecificationsVM20 = 111b DC POR and LVD SpecificationsDC Programming Specifications AC Chip-Level Specifications AC Electrical CharacteristicsAC Full-Speed USB Specifications AC General Purpose I/O SpecificationsBwoa AC Operational Amplifier SpecificationsTypical Agnd Noise with P24 Bypass AC Digital Block Specifications AC Low Power Comparator SpecificationsAC Analog Output Buffer Specifications AC External Clock SpecificationsAC Programming Specifications Definition for Timing for Fast/Standard Mode on the I2C Bus AC I2C SpecificationsPin 8x8 mm QFN Packaging DimensionsImportant Note Pin 8x8 mm x 0.89 mm QFNBall 6x6 mm Vfbga Thermal Impedance Solder Reflow Peak TemperatureThermal Impedance for the Package Typical θJA VfbgaSoftware Development Tool SelectionEvaluation Tools Emulation and Programming Accessories Accessories Emulation and ProgrammingDevice Programmers Pin Package Flex-Pod Kit18 Foot Kit19 Adapter20VFBGA21 Ordering InformationOrdering Code Definitions Document History Worldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationUSB

CY8C24094, CY8C24894, CY8C24994 specifications

The Cypress CY8C24994, CY8C24894, and CY8C24094 are part of the PSoC (Cypress Semiconductor's Programmable System-on-Chip) family, designed to integrate numerous functions onto a single chip for efficient performance and flexibility in various applications.

One of the key features of these devices is their combination of analog and digital components, allowing designers to create a customized system without the need for extensive external circuitry. Each of these chips incorporates an Arm Cortex-M3 processor core, which provides a powerful 32-bit architecture, enabling efficient execution of 32-bit operations while maintaining low power consumption.

The CY8C24994 is the most advanced in this series, supporting up to 128 GPIO (General Purpose Input/Output) pins, which enhances connectivity options. It features multiple programmable analog blocks, including op-amps, comparators, and DACs (Digital-to-Analog Converters), making it suitable for a variety of sensor interfacing and signal processing applications. Additionally, it supports USB communication, providing further versatility for applications requiring data exchange with a host device.

The CY8C24894 presents a slightly more cost-effective solution with slightly fewer GPIO pins and integrated features. It maintains many of the same core attributes as its counterpart, delivering excellent analog performance and several programmable digital blocks. It is suitable for applications requiring moderate computational capabilities along with flexibility in terms of peripherals and interfaces.

The CY8C24094, while positioned as a more basic option within this lineup, still provides essential functionalities for simpler tasks. With fewer pins and capabilities, it is ideal for applications where size and cost are more critical than extensive processing power.

All three devices utilize Cypress's proprietary CapSense technology, enabling touch-sensing capabilities without the need for mechanical buttons. This feature not only enhances user interaction but also contributes to the overall design's robustness and longevity.

In summary, the CY8C24994, CY8C24894, and CY8C24094 PSoC chips offer ample design flexibility with integrated analog and digital functionality, making them an excellent choice for developers aiming to create innovative embedded solutions across a wide range of applications, from consumer electronics to industrial control systems.