Cypress CY8C24894, CY8C24994, CY8C24094 manual Pin Information, Pin Part Pinout

Page 8

CY8C24094, CY8C24794

CY8C24894, CY8C24994

8. Pin Information

This section describes, lists, and illustrates the CY8C24x94 PSoC device family pins and pinout configuration.

The CY8C24x94 PSoC devices are available in the following packages, all of which are shown on the following pages. Every port pin (labeled with a “P”) is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.

8.1 56-Pin Part Pinout

Table 8-1. 56-Pin Part Pinout (QFN[2]) See LEGEND details and footnotes in Table 8-2on page 9.

Pin

Type

Name

Description

Figure 8-1. CY8C24794 56-Pin PSoC Device

 

 

 

No.

Digital

Analog

 

 

 

 

 

 

 

 

 

 

 

I, M IO, M

IO, M

I, M

 

 

 

 

I, M I, M I, M I, M

 

 

 

 

 

 

 

1

I/O

I, M

P2[3]

Direct switched capacitor block input.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

I/O

I, M

P2[1]

Direct switched capacitor block input.

 

 

 

 

 

 

 

P2[5],M

P2[7],M

P0[1],A,

P0[3],A,

P0[5],A,

P0[7],A,

 

 

 

 

P0[6],A,

P0[4],A,

P0[2],A,

P0[0],A,

P2[6],M

P2[4],M

 

 

 

3

I/O

M

P4[7]

 

 

 

 

 

 

 

 

Vss

Vdd

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

I/O

M

P4[5]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5

I/O

M

P4[3]

 

 

A, I, M , P2[3]

 

 

 

 

56

55

54

53

52

51

50

49

48

47

46 45

44

43

 

 

 

6

I/O

M

P4[1]

 

 

 

 

1

 

42

 

P2[2], A, I, M

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A, I, M , P2[1]

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

41

 

P2[0], A, I, M

7

I/O

M

P3[7]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M ,P4[7]

 

 

3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

40

 

P4[6],M

8

I/O

M

P3[5]

 

 

M ,P4[5]

 

 

4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

39

 

P4[4],M

9

I/O

M

P3[3]

 

 

M ,P4[3]

 

 

5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

38

 

P4[2],M

10

I/O

M

P3[1]

 

 

M ,P4[1]

 

 

6

 

 

 

 

 

 

 

 

 

 

 

 

 

QFN

 

 

 

 

 

 

 

 

 

 

 

 

37

 

P4[0],M

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

11

I/O

M

P5[7]

 

 

M ,P3[7]

 

 

7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

36

 

P3[6],M

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M ,P3[5]

 

 

8

 

 

 

 

 

 

 

 

 

 

(Top View )

 

 

 

 

 

 

 

 

35

 

P3[4],M

12

I/O

M

P5[5]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M ,P3[3]

 

 

9

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

34

 

P3[2],M

13

I/O

M

P5[3]

 

 

M ,P3[1]

 

 

10

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

33

 

P3[0],M

14

I/O

M

P5[1]

 

 

M ,P5[7]

 

 

11

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

32

 

P5[6],M

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

15

I/O

M

P1[7]

I2C Serial Clock (SCL).

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M ,P5[5]

 

 

12

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

31

 

P5[4],M

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

16

I/O

M

P1[5]

I2C Serial Data (SDA).

 

M ,P5[3]

 

 

13

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

30

 

P5[2],M

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M ,P5[1]

 

 

14

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

29

 

P5[0],M

17

I/O

M

P1[3]

 

 

15

16

17

18

19

20

21

22

23

24

25

26

27

28

 

 

 

 

 

18

I/O

M

P1[1]

I2C Serial Clock (SCL), ISSP SCLK[1].

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

19

Power

Vss

Ground connection.

 

 

 

 

 

 

 

SCL,P1[7]M,I2C

P1[5]SDA,I2CM,

M,P1[3]

P1[1]SCL,I2CM,

Vss

D+

D-

Vdd

P7[7]

P7[0]

P1[0]SDA,I2CM,

M,P1[2]

 

 

M,P1[6]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EXTCLK,

 

 

 

20

USB

D+

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M,P1[4]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

21

USB

D-

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

22

Power

Vdd

Supply voltage.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

23

I/O

 

P7[7]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

24

I/O

 

P7[0]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

25

I/O

M

P1[0]

I2C Serial Data (SDA), ISSP SDATA[1].

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

26

I/O

M

P1[2]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

27

I/O

M

P1[4]

Optional External Clock Input (EXTCLK).

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

28

I/O

M

P1[6]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

29

I/O

M

P5[0]

 

Pin

Type

 

Name

 

 

 

 

 

 

 

 

 

 

 

 

 

Description

 

 

30

I/O

M

P5[2]

 

No.

Digital

Analog

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

31

I/O

M

P5[4]

 

44

I/O

M

 

 

P2[6]

External Voltage Reference (VREF) input.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

32

I/O

M

P5[6]

 

45

I/O

I, M

 

 

P0[0]

Analog column mux input.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

33

I/O

M

P3[0]

 

46

I/O

I, M

 

 

P0[2]

Analog column mux input.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

34

I/O

M

P3[2]

 

47

I/O

I, M

 

 

P0[4]

Analog column mux input VREF.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

35

I/O

M

P3[4]

 

48

I/O

I, M

 

 

P0[6]

Analog column mux input.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

36

I/O

M

P3[6]

 

49

Power

 

 

 

Vdd

 

 

Supply voltage.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

37

I/O

M

P4[0]

 

50

Power

 

 

 

Vss

 

 

Ground connectI/On.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

38

I/O

M

P4[2]

 

51

I/O

I, M

 

 

P0[7]

Analog column mux input,.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

39

I/O

M

P4[4]

 

52

I/O

I/O, M

 

 

P0[5]

Analog column mux input and column output.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

40

I/O

M

P4[6]

 

53

I/O

I/O, M

 

 

P0[3]

Analog column mux input and column output.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

41

I/O

I, M

P2[0]

Direct switched capacitor block input.

54

I/O

I, M

 

 

P0[1]

Analog column mux input.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

42

I/O

I, M

P2[2]

Direct switched capacitor block input.

55

I/O

M

 

 

P2[7]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

43

I/O

M

P2[4]

External Analog Ground (AGND) input.

56

I/O

M

 

 

P2[5]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Document Number: 38-12018 Rev. *M

Page 8 of 47

[+] Feedback

Page 7 Page 9
Image 8
Page 7 Page 9
Contents Features Logic Block DiagramCypress Semiconductor Corporation 198 Champion Court O C C O R EPSoC Core PSoC Functional OverviewDigital System Analog System Analog Multiplexer SystemCyPros Consultants Solutions Library Technical Support PSoC Device CharacteristicsGetting Started Additional System ResourcesIn-Circuit Emulator Development ToolsPSoC Designer Software Subsystems Configure Components Designing with PSoC DesignerOrganize and Connect Select ComponentsDocument Conventions Acronyms UsedUnits of Measure Numeric NamingPin Information 56-Pin Part PinoutPin Type Name 56-Pin Part Pinout with XresPin Part Pinout QFN2 68-Pin Part Pinout Pin Type Name Description Digital Analog68-Pin Part Pinout On-Chip Debug Pin Part Pinout QFN100-Ball Vfbga Part Pinout Ball Part Pinout VfbgaPin Name Description Pin100-Ball Vfbga Part Pinout On-Chip Debug CY8C24094 OCD Not for ProductionVss Ground connection D10 Pin Digital Analog Name Description 100-Pin Part Pinout On-Chip DebugPin Part Pinout Tqfp Tqfp Register Reference Register ConventionsRegister Mapping Tables Convention DescriptionName Addr 0,Hex Access Register Map Bank 0 Table User SpaceAccess Name Addr 1,Hex Register Map Bank 1 Table Configuration SpaceAccess Name Electrical Specifications Units of Measure Symbol Unit of MeasureOperating Temperature Absolute Maximum Ratings Symbol Description Min Typ UnitsOperating Temperature Symbol Description Min Typ Max Units Absolute Maximum RatingsDC General Purpose I/O Specifications DC Electrical CharacteristicsDC Chip Level Specifications DC Full-Speed USB Specifications DC Operational Amplifier SpecificationsDC Low Power Comparator Specifications PsrroaPsrrob DC Analog Output Buffer SpecificationsTcvoso DC Analog Reference Specifications DC Analog PSoC Block Specifications Capacitor Unit Value Switched CapacitorDC POR and LVD Specifications VM20 = 111bDC Programming Specifications AC Electrical Characteristics AC Chip-Level SpecificationsAC General Purpose I/O Specifications AC Full-Speed USB SpecificationsAC Operational Amplifier Specifications BwoaTypical Agnd Noise with P24 Bypass AC Low Power Comparator Specifications AC Digital Block SpecificationsAC External Clock Specifications AC Analog Output Buffer SpecificationsAC Programming Specifications AC I2C Specifications Definition for Timing for Fast/Standard Mode on the I2C BusPackaging Dimensions Pin 8x8 mm QFNPin 8x8 mm x 0.89 mm QFN Important NoteBall 6x6 mm Vfbga Solder Reflow Peak Temperature Thermal ImpedanceThermal Impedance for the Package Typical θJA VfbgaEvaluation Tools Development Tool SelectionSoftware Accessories Emulation and Programming Emulation and Programming AccessoriesDevice Programmers Pin Package Flex-Pod Kit18 Foot Kit19 Adapter20Ordering Information VFBGA21Ordering Code Definitions Document History USB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions

CY8C24094, CY8C24894, CY8C24994 specifications

The Cypress CY8C24994, CY8C24894, and CY8C24094 are part of the PSoC (Cypress Semiconductor's Programmable System-on-Chip) family, designed to integrate numerous functions onto a single chip for efficient performance and flexibility in various applications.

One of the key features of these devices is their combination of analog and digital components, allowing designers to create a customized system without the need for extensive external circuitry. Each of these chips incorporates an Arm Cortex-M3 processor core, which provides a powerful 32-bit architecture, enabling efficient execution of 32-bit operations while maintaining low power consumption.

The CY8C24994 is the most advanced in this series, supporting up to 128 GPIO (General Purpose Input/Output) pins, which enhances connectivity options. It features multiple programmable analog blocks, including op-amps, comparators, and DACs (Digital-to-Analog Converters), making it suitable for a variety of sensor interfacing and signal processing applications. Additionally, it supports USB communication, providing further versatility for applications requiring data exchange with a host device.

The CY8C24894 presents a slightly more cost-effective solution with slightly fewer GPIO pins and integrated features. It maintains many of the same core attributes as its counterpart, delivering excellent analog performance and several programmable digital blocks. It is suitable for applications requiring moderate computational capabilities along with flexibility in terms of peripherals and interfaces.

The CY8C24094, while positioned as a more basic option within this lineup, still provides essential functionalities for simpler tasks. With fewer pins and capabilities, it is ideal for applications where size and cost are more critical than extensive processing power.

All three devices utilize Cypress's proprietary CapSense technology, enabling touch-sensing capabilities without the need for mechanical buttons. This feature not only enhances user interaction but also contributes to the overall design's robustness and longevity.

In summary, the CY8C24994, CY8C24894, and CY8C24094 PSoC chips offer ample design flexibility with integrated analog and digital functionality, making them an excellent choice for developers aiming to create innovative embedded solutions across a wide range of applications, from consumer electronics to industrial control systems.
Top Page Image Contents