CY62158E MoBL→
R1
VCC
OUTPUT
100 pF
INCLUDING
JIG AND
SCOPE
| Figure 2. AC Test Loads and Waveforms |
|
|
|
|
| |||||||||||
| 3V |
|
|
|
|
|
|
|
| ALL INPUT PULSES | |||||||
|
|
|
|
|
|
|
|
|
|
| 90% | ||||||
| 10% |
|
|
|
|
|
| 90% |
|
|
|
|
| 10% | |||
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
R2 | GND |
|
|
|
|
|
|
|
|
|
|
|
|
|
| Fall Time = 1 V/ns | |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
| Rise Time = 1 V/ns |
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Equivalent to: THÉVENIN EQUIVALENT
RTH
OUTPUT V
Parameters | 5.0V | Unit |
R1 | 1838 | Ω |
|
|
|
R2 | 994 | Ω |
|
|
|
RTH | 645 | Ω |
VTH | 1.75 | V |
Data Retention Characteristics
Over the Operating Range
Parameter | Description | Conditions | Min | Typ [2] | Max | Unit | |
VDR | VCC for Data Retention |
|
| 2 |
|
| V |
ICCDR [6] | Data Retention Current | VCC = VDR |
|
|
| 8 | μA |
|
| CE1 > VCC − 0.2V, CE2 < 0.2V, |
|
|
|
|
|
|
| VIN > VCC − 0.2V or VIN < 0.2V |
|
|
|
|
|
tCDR [7] | Chip Deselect to Data |
|
| 0 |
|
| ns |
| Retention Time |
|
|
|
|
|
|
t [8] | Operation Recovery Time |
| t | RC |
|
| ns |
R |
|
|
|
|
|
|
VCC
CE1
or
CE2
|
| Figure 3. Data Retention Waveform |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| DATA RETENTION MODE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| VCC(min) |
|
|
|
| |||||||
VCC(min) |
|
|
|
|
| VDR > 2.0 V |
|
|
|
|
|
|
|
|
| |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||||||||
| tCDR |
|
|
|
|
|
|
|
|
|
|
|
|
| tR |
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| ||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Notes
7.Tested initially and after any design or process changes that may affect these parameters.
8.Full device operation requires linear VCC ramp from VDR to VCC(min) > 100 μs or stable at VCC(min) > 100 μs.
Document #: | Page 4 of 10 |
[+] Feedback