PRELIMINARYCY14B101P
Pinouts
Figure 1. Pin Diagram - 16-Pin SOIC
|
| NC |
|
| 1 | 16 |
|
| VCC | |||
|
|
|
|
|
| |||||||
|
|
|
|
|
| |||||||
VRTCbat |
| 2 | 15 |
|
| INT | ||||||
|
|
| ||||||||||
| Xout |
| 3 | 14 |
|
| VCAP | |||||
|
|
|
| |||||||||
|
|
|
| |||||||||
|
| Xin |
| 4 | Top View 13 |
|
| SO | ||||
|
|
|
|
| ||||||||
|
|
|
|
| ||||||||
|
|
|
|
|
|
| not to scale |
|
| SI | ||
|
| WP |
|
|
| 5 | 12 |
|
| |||
|
|
|
|
|
|
| ||||||
|
|
|
|
| 6 |
|
|
| SCK | |||
HOLD | 11 |
|
| |||||||||
|
|
|
|
|
| |||||||
|
|
|
|
|
| |||||||
VRTCcap |
| 7 | 10 |
|
|
|
|
| ||||
|
| CS | ||||||||||
|
|
|
|
| ||||||||
|
|
|
|
| ||||||||
| GND |
| 8 | 9 |
|
|
|
| ||||
|
| HSB | ||||||||||
|
|
|
|
| ||||||||
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Table 1. Pin Definitions
Pin Name | I/O Type |
|
| Description | ||||||||
|
|
|
|
|
|
|
|
| Input |
| Chip Select. Activates the device when pulled LOW. Driving this pin HIGH puts the device in low | |
|
|
|
| CS | ||||||||
|
|
|
|
|
|
|
|
|
|
| power standby mode. | |
|
| SCK | Input |
| Serial Clock. Runs at speeds up to a maximum of 25 MHz. All inputs are latched at the rising edge | |||||||
|
|
|
|
|
|
|
|
|
|
| of this clock. Outputs are driven at the falling edge of the clock. | |
|
|
|
| SI | Input |
| Serial Input. Pin for input of all SPI instructions and data. | |||||
|
|
|
|
|
|
| ||||||
|
|
| SO | Output |
| Serial Output. Pin for output of data through SPI. | ||||||
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
| Input |
| Write Protect. Implements hardware write protection in SPI. | |
|
|
| WP | |||||||||
| HOLD |
| Input |
| HOLD | Pin. Suspends Serial Operation. | ||||||
|
|
|
|
|
|
|
| Input/Output |
| Hardware Store Busy: A weak internal pull up keeps this pin pulled HIGH. If not used, this pin is | ||
|
| HSB |
| |||||||||
|
|
|
|
|
|
|
|
|
|
| left as No Connect. | |
|
|
|
|
|
|
|
|
|
|
| Output: Indicates busy status of nvSRAM when LOW. | |
|
|
|
|
|
|
|
|
|
|
| Input: Hardware Store implemented by pulling this pin LOW externally. | |
| VCAP | Power Supply |
| AutoStore Capacitor. Supplies power to the nvSRAM during power loss to STORE data from the | ||||||||
|
|
|
|
|
|
|
|
|
|
| SRAM to nonvolatile elements. If AutoStore is not needed, this pin must be left as No Connect. It | |
|
|
|
|
|
|
|
|
|
|
| must never be connected to GND. | |
VRTCcap | Power Supply |
| Capacitor Backup for RTC. Left unconnected if VRTCbat is used. | |||||||||
VRTCbat | Power Supply |
| Battery Backup for RTC. Left unconnected if VRTCcap is used. | |||||||||
|
| Xout | Output |
| Crystal Output connection. Drives crystal on start up. | |||||||
|
|
|
|
|
|
| ||||||
|
|
| Xin | Input |
| Crystal Input connection. For 32.768 kHz crystal. | ||||||
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| INT | Output |
| Interrupt Output. Programmable to respond to the clock alarm, the watchdog timer, and the power | ||||||
|
|
|
|
| monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain). | |||||||
|
|
|
|
|
|
|
|
|
|
| ||
|
|
| NC | No Connect |
| No Connect. This pin is not connected to the die. | ||||||
|
|
|
| |||||||||
| GND | Power Supply | Ground | |||||||||
|
|
|
|
| ||||||||
|
| VCC | Power Supply | Power Supply |
Document #: | Page 2 of 32 |
[+] Feedback