Cypress CY14B101P manual Document History, REV ECN no, Submission Orig. Description of Change Date

Page 31

 

 

 

 

 

PRELIMINARY

CY14B101P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Document History Page

 

 

 

 

 

Document Title: CY14B101P 1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock

 

 

 

Document Number: 001-44109

 

 

 

 

 

REV.

ECN NO.

Submission

Orig. of

Description of Change

 

 

 

Date

Change

 

 

 

 

 

 

 

 

 

**

1939467

See ECN

UNC/AESA

New Data Sheet

 

 

 

 

 

 

 

 

 

*A

2607447

11/21/2008

GSIN/

Updated the “Feature” section, Clock rate changed from 40 MHz to 25 MHz

 

 

 

 

 

 

 

GVCH/AESA

Updated nvSRAM STORE, RECALL, AutoStore Enable/Disable sections

 

 

 

 

 

 

 

-- Removed Soft Sequence, added SPI instructions for STORE, RECALL,

 

 

 

 

 

 

 

AutoStore Enable and Disable, Updated SPI with following changes:

 

 

 

 

 

 

 

-- Added more information for protocol

 

 

 

 

 

 

 

 

 

-- Added four new SPI instruction

 

 

 

 

 

 

 

 

 

-- WEN bit cleared on CS going HIGH edge after Write instructions and four

 

 

 

 

 

 

 

nvSRAM special instructions

 

 

 

 

 

 

 

 

 

-- Added RDY bit to Status Register for indicating Store/Recall in progress

 

 

 

 

 

 

 

Added READ RTC and WRITE RTC instructions.

 

 

 

 

 

 

 

 

 

Changed RTC recommended configuration values.

 

 

 

 

 

 

 

 

 

Updated tOCS values for normal and room temperature

 

 

 

 

 

 

 

 

 

Other changes as per new EROS

 

 

 

 

 

 

 

 

 

-- Removed 8 SOIC package

 

 

 

 

 

 

 

 

 

-- Added two new 8DFN packages

 

 

 

 

 

 

 

 

 

-- Changed tCO parameter to 9 ns

 

 

 

 

 

 

 

 

 

-- Updated data sheet template

 

 

 

 

 

 

 

 

 

--Replaced CY14B101P with CY14B101PA.

 

 

 

 

 

 

 

 

 

Changed title to “CY14B101PA 1Mbit (128K x 8) Serial SPI nvSRAM with

 

 

 

 

 

 

 

Real-Time-Clock”

 

 

 

*B

2654487

02/04/2009

GVCH/GSIN/

Moved from Advance information to Preliminary

 

 

 

 

 

 

 

 

PYRS

Changed part number from CY14B101PA to CY14B101P

 

 

 

 

 

 

 

Changed X1, X2 pin names to Xout, Xin respectively

 

 

 

 

 

 

 

 

 

Updated pin description of VCAP pin

 

 

 

 

 

 

 

 

 

Updated Device operation and SPI peripheral interface description

 

 

 

 

 

 

 

Added Factory setting values for BP1, BP2 and WPEN bits

 

 

 

 

 

 

 

Updated Real Time Clock operation description

 

 

 

 

 

 

 

 

 

Added footnote 2

 

 

 

 

 

 

 

 

 

Added default values to RTC Register Map” table 8

 

 

 

 

 

 

 

 

 

Added footnote 3

 

 

 

 

 

 

 

 

 

Updated flag register description in Register Map Detail” table 9

 

 

 

 

 

 

 

Changed C1, C2 values to 21pF, 21pF respectively

 

 

 

 

 

 

 

 

 

Changed ICC2 from 5 mA to 10 mA

 

 

 

 

 

 

 

 

 

Changed IBAK value from 350 nA to 450 nA at hot temperature

 

 

 

 

 

 

 

Changed VRTCcap typical value from 2.4V to 3.0V

 

 

 

Document #: 001-44109 Rev. *B

Page 31 of 32

[+] Feedback

Page 30 Page 32
Image 31
Page 30 Page 32
Contents Sram Array FeaturesLogic Block Diagram OverviewPin Definitions Pin Name Type Description PinoutsHold Store Operation Device OperationSram Write Sram ReadSerial Peripheral Interface SPI Master Commonly used terms used in SPI protocol are given belowSPI Modes System Configuration Using SPI nvSRAMSPI Functional Description SPI Operating FeaturesRead Status Register Rdsr Instruction Status RegisterWrite Status Register Wrsr Instruction Block Protection Write Enable Wren InstructionWrite Disable Wrdi Instruction Write Protection and Block ProtectionWpen WEN Memory AccessRead Sequence Read Write Sequence WriteRead RTC Rdrtc Instruction Burst Mode Read Instruction TimingSoftware Store Store AutoStore DisableNvSRAM Special Instructions Write RTC Wrtc InstructionHold Pin Operation AutoStore Disable AsdisbAutoStore Enable Asenb Software Recall RecallReal Time Clock Operation Watchdog Timer AlarmCalibrating the Clock Flags Register Power MonitorInterrupt Register InterruptsRTC Recommended Component Configuration Accessing the Real Time Clock through SPIWDF Oscf RTC Register Map1 BCD Format Data Function/RangeOscen Register Map Detail Alarm DayAlarm Hours Alarm MinutesWDF Oscf CAL Register Map Detail Alarm SecondsTime Keeping Centuries Flags 0x00Parameter Description Test Conditions Min Max Unit DC Electrical CharacteristicsMaximum Ratings Operating RangeAC Test Conditions Data Retention and EnduranceCapacitance Thermal ResistanceAC Switching Characteristics ~ ~ ~ ~ Switching Waveforms AutoStore or Power Up RecallParameters Description CY14B101P Unit Min Max CY14B101P Hardware Store Pulse Width To Output Active Time when write latch not setHardware Store Cycle Parameter DescriptionCY 14 B 101 P SF X C T Ordering Code Package Diagram Package Type Operating RangeOrdering Information Part Numbering NomenclaturePin 300 mil Soic Package Package DiagramsREV ECN no Document HistorySubmission Orig. Description of Change Date Worldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationUSB
Top Page Image Contents