Dell
functions. The first ten are for time and date information. The next four (0Ah to 0Dh) are registers, which configure and report RTC functions.
8.13 GPIO
Various general purpose inputs and outputs are provided for custom system design. The number of inputs and outputs varies depending on C200 series configuration.
8.14 Enhanced Power Management
The C200 series power management functions include enhanced clock control and various
8.15 System Management Features
In addition to Intel AMT, the C200 series chipset integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.
8.15.1TCO Timer
The chipset‘s integrated programmable TCO timer is used to detect system locks. The first expiration of the timer generates an SMI# that the system can use to recover from a software lock. The second expiration of the timer causes a system reset to recover from a hardware lock.
8.15.2Processor Present Indicator
The chipset looks for the processor to fetch the first instruction after reset. If the processor does not fetch the first instruction, the Ibex Peak will reboot the system.
8.15.3Error Code Correction (ECC) Reporting
When detecting an ECC error, the host controller has the ability to send one of several messages to the chipset. The host controller can instruct the chipset to generate an SMI#, NMI, SERR#, or TCO interrupt.
8.15.4Function Disable
The chipset provides the ability to disable the following integrated functions: LAN, USB, LPC, Intel
HD Audio, SATA, PCI Express or SMBus. Once disabled, these functions no longer decode I/O, memory, or PCI configuration space. Also, no interrupts or power management events are generated from the disabled functions.
8.15.5Intruder Detect
The chipset provides an input signal (INTRUDER#) that can be attached to a switch that is activated when the system case is opened. The chipset can be programmed to generate an SMI# or TCO interrupt due to an active INTRUDER# signal.
30
PowerEdge R210 II Technical Guide