Maxtor 2R010H1, 2R015H1 specifications HostSoftwareInterface, Task File Registers, Por T Ead Wr Ite

Page 35

SECTION 6

HostSoftwareInterface

The host communicates with the drive through a set of controller registers accessed via the host’s I/O ports. These registers divide into two groups: the Task File, used for passing commands and command parameters and the Control/Diagnostic registers.

Task File Registers

The Task File consists of eight registers used to control fixed disk operations. The host accesses each register by the I/O port address shown in this Task File register map:

I/O POR T

R EAD

WR ITE

 

 

 

1F0h

Data Register

Data Register

1F1h

Error Register

F eatures Register

 

 

 

1F2h

Sector Count

Sector Count

1F3h

Sector Number

Sector Number

 

 

 

1F4h

C ylinder Low

C ylinder Low

 

 

 

1F5h

C ylinder High

C ylinder High

1F6h

Drive/Head (SD H)

Drive/Head (SD H)

 

 

 

1F7h

Status Register

C ommand Register

Data Register

Provides access to the drive’s sector buffer for read and write operations. With the exception of ECC byte transfers (which, during Read long and Write long commands, are 8 bits wide), data transfers through the Data register are all 16 bits wide.

Error Register

A read-only register containing specific information regarding the previous command. Data interpretation differs depending on whether the controller is in operational or diagnostic mode. A power up, reset, software reset, or receipt of a diagnostic command sets the controller into diagnostic mode. This mode invalidates contents of the Status register. The contents of the Error register reflect a completion code.

Issuing any command (apart from a Diagnostic command) places the controller into operational mode.

In operational mode, the Error register is valid only when the Error bit in the Status register is set. The bit definitions for operational mode follow:

7

6

5

4

3

2

1

0

 

 

 

 

 

 

 

 

0

EC C

0

ID NF

0

ABRT

TK0

AMNF

 

 

 

 

 

 

 

 

Interface

D ata

Not

ID

Not

Aborted

Track 0

Address

C RC

ECC Error

Us ed

Not Found

Us ed

Command

Error

Mark Not

 

 

 

 

 

 

 

Found

Interface CRC – An interface CRC error occurred during an Ultra DMA transfer.

Data ECC Error – An non-correctable ECC error occurred during a Read Sector command.

Firmware Problem – Indicates a firmware problem was detected, (e.g., invalid interrupt, divide overflow). ID Not Found – Either a matching ID field not found, or a CRC error occurred.

Aborted Command – Invalid commands, write fault, no seek complete, or drive not ready. Track 0 Error – Track 0 was not found during execution of a Restore command.

Address Mark Not Found – The Address Mark could not be found after an ID match.

Features Register

Enables or disables features through the Set Features command.

6 – 1

Image 35
Contents Hard Disk Drive Specifications Models 2R015H1 & 2R010H1 U T I O N Before You BeginContents Handling and Installation Product SpecificationsHost Software Interface Interface CommandsAT Interface Description Glossary Service and SupportFigures Abbreviations IntroductionMaxtorCorporation ManualOrganizationConventions Product Description Key FeaturesFunctional / Interface Product FeaturesCacheManagement Major HDA Components Cylinder Limitation Jumper Description SubsystemConfigurationJumper Location / Configuration Models and Capacities ProductSpecificationsDrive Configuration PerformanceSpecificationsPhysical Dimensions Environmental Limits PowerRequirementsPower Mode Definitions EPA Energy Star ComplianceShock and Vibration Reliability SpecificationsEMC/EMI Safety Regulatory ComplianceElectro-StaticDischargeESD HandlingandInstallationHardDriveHandlingPrecautions Multi-pack Shipping Container UnpackingandInspectionRepacking PhysicalInstallationHook up Before You BeginStart up Set upPIN IGN AL InterfaceConnectorATInterfaceDescription PinDescriptionSummaryPin Description Table PIN Name Signal Name Signal Desc RiptionPIO Timing IM in G Paramet ERS ModeDMATiming Imin G Paramet ERS ModeMode Ultra DMA TimingSustained Ultra DMA Data In Burst Device Terminating an Ultra DMA Data In Burst Initiating an Ultra DMA Data Out Burst Device Pausing an Ultra DMA Data Out Burst Device Terminating an Ultra DMA Data Out Burst POR T EAD WR ITE HostSoftwareInterfaceTask File Registers Conten TS LBA Bits Seek, Format, and Diagnostic Commands CommandRegisterM M a N D N a M E M M a N D code PA R a M E T E R S U S E D SummaryControl Diagnostic Registers Reset and Interrupt Handling InterfaceCommands ReadCommands Read DMA WriteCommands Write Multiple LE VE L ModeSet/CheckCommandsVAL UE DES C RIP Tion VAL UE Omman D Timer VAL UE TIME-OUT Period PowerModeCommandsSleep Mode Or D ENT Desc Ription InitializationCommandsOr D 15- 10, as c urrently defined Initialize Drive Parameters ER ROR Code Desc Ription Seek,FormatandDiagnosticCommandsKey Register A.R.T. CommandSetProduct Support ServiceandSupportService Policy No Quibble ServiceFrom Dial Glossary Character Correctable errorCentral processing unit CPU ChannelError free Direct accessDirect memory access DMA Error correction code ECCGigabyte GB Hard errorHead disk assembly HDA Frequency responseLogical address Late windowLatency LogicRead gate signal Phase locked loop PLLPhase margin Random access memory RAMSoft error Sector pulse signalSeek complete signal Sequential accessWrite gate signal Strobe offset signalUn-correctable error Unrecoverable error