| ELECTRICAL SPECIFICATION | ||||
SIGNAL DESCRIPTIONS |
|
|
| ||
|
| Table 8: Signal Descriptions | |||
|
|
|
|
| |
| Signal Name | Pin(s) | Type | Description |
|
|
|
|
|
|
|
| 36, 33, | I | Address Inputs. These signals are |
| |
|
| 35 |
| asserted by the host to access the task | |
|
|
|
| registers in the device. | |
|
|
|
|
|
|
| 37, 38 | I | In the true IDE mode, | ||
|
|
|
| select for the task file registers while | |
|
|
|
| is used to select the Alternate Status | |
|
|
|
| register and the Device Control register. | |
|
|
|
|
|
|
| 28 | I | Cable Select. This internally | ||
|
|
|
| signal is used to configure this device as a | |
|
|
|
| master or a slave when the jumper | |
|
|
|
| configuration is in CSEL mode. | |
|
|
|
| When this pin is: | |
|
|
|
| • Grounded by the host, this device is | |
|
|
|
| configured as a master. | |
|
|
|
| • Open, this device is configured as a | |
|
|
|
| slave. | |
|
|
|
|
|
|
| 18, 16, | I/O | Data Inputs/Outputs. This is the | ||
|
| 14, 12, |
| ||
|
| 10, 8, 6, |
| host and device. The lower eight bits are | |
|
| 4, 3, 5, 7, |
| used for | |
|
| 9, 11, 13, |
|
|
|
|
| 15, 17 |
|
|
|
|
|
|
|
|
|
| 29 | I | DMA Acknowledge. This signal is used by | ||
|
|
|
| the host in response to DMARQ to initiate | |
|
|
|
| DMA transfers. The | |
|
|
|
| handshake is used to provide flow control | |
|
|
|
| during the transfer. When | |
|
|
|
| asserted, | |
|
|
|
| and transfers are | |
|
|
|
|
|
|
| DASP | 39 | I/O | Disk Active/Slave Present. This open | |
|
|
|
| drain output signal is asserted low any time | |
|
|
|
| the drive is active. In a master/slave |
configuration, this signal is used by the slave to inform the master that a slave is present.
SILICONSYSTEMS PROPRIETARY
This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.
PAGE 6 | JUNE 17, 2008 | DOCUMENT: |