Fujitsu MB15F74UV manual Parameter Min Typ Max Unit, 100

Page 12

MB15F74UV

4. Serial Data Data Input Timing

Divide ratio is performed through a serial interface using the Data pin, Clock pin, and LE pin.

Setting data is read into the shift register at the rise of the Clock signal, and transferred to a latch at the rise of the LE signal. The following diagram shows the data input timing.

1st data		2nd data

Control bit	Invalid data

Data

Clock

MSB

LSB

t4t5

Parameter	Min	Typ	Max	Unit

t1	20			ns

t2	20			ns

t3	30			ns

t4	30			ns

Parameter	Min	Typ	Max	Unit

t5	100			ns

t6	20			ns

t7	100			ns

Note : LE should be “L” when the data is transferred into the shift register.

Image 12

Contents Features DescriptionPackage Pin plastic BCC LCC-18P-M05MB15F74UV PIN AssignmentsPIN Description Pin no DescriptionsBlock Diagram MB15F74UVParameter Symbol Rating Unit Min Parameter Symbol Value Unit Remarks Min TypAbsolute Maximum Ratings Recommended Operating ConditionsElectrical Characteristics Parameter Symbol ConditionMin Typ Parameter Symbol Condition Value Unit Min Typ Charge pump Vs V doV ≤ V do ≤ V CC − 0.5 Current rate Vs Ta −40 C ≤ Ta ≤ 85 CFunctional Description ProgrammableProgrammable Reference Counter R10 R11 R12 R13 R14Data setting Divide ratio R14 R13 R12 R11 R10Divide ratio N11 N10 Divide ratioPhase comparator input FC IF, RF = Do IF, Do RF Divide ratio SW =Current value LD/fout pin statePower Saving Mode Intermittent Mode Control Circuit Status PS pinParameter Min Typ Max Unit 100Phase Comparator Output Waveform FC bit =LD Output Logic IF-PLL section RF-PLL section LD outputController Divide ratio setting OscilloscopeTypical Characteristics Catalog guaranteed rangeFin input sensitivity RF-PLL input sensitivity vs. Input frequencyOscin input sensitivity Input sensitivity vs. Input frequencySensitivity InputMA mode Charge pump output current IDO mA Charge pump output voltage VDOFin input impedance FinIF input impedanceFinRF input impedance Oscin input impedance Oscin input impedancePLL Phase Noise Reference InformationPLL Reference Leakage Mkr x 439.99764 ∝s 50.0009 MHz Application Example ControllerUsage Precautions Ordering InformationPart number Package Remarks Package Dimension Fujitsu Limited C18058S-c-1-1 Dimensions in mm inchesFujitsu Limited F0401