Fujitsu MB15F74UV manual Phase Comparator Output Waveform, FC bit =, LD Output Logic

Page 13

MB15F74UV

PHASE COMPARATOR OUTPUT WAVEFORM

frIF/RF

fpIF/RF

tWU

tWL

LD

(FC bit = “1”)

DoIF/RF

Z

(FC bit = “0” )

DoIF/RF

Z

H

L

L

H

• LD Output Logic

IF-PLL section

RF-PLL section

LD output

 

 

 

Locking state/Power saving state

Locking state/Power saving state

H

 

 

 

Locking state/Power saving state

Unlocking state

L

 

 

 

Unlocking state

Locking state/Power saving state

L

 

 

 

Unlocking state

Unlocking state

L

 

 

 

Notes : Phase error detection range = −2π to +2π

Pulses on DoIF/RF signals during locking state are output to prevent dead zone.

LD output becomes low when phase error is tWU or more.

LD output becomes high when phase error is tWL or less and continues to be so for three cycles or more.

tWU and tWL depend on OSCIN input frequency as follows.

tWU 2/fosc : e.g. tWU 156.3 ns when fosc = 12.8 MHz

tWU 4/fosc : e.g. tWL 312.5 ns when fosc = 12.8 MHz

13

Image 13
Contents Description FeaturesPackage Pin plastic BCC LCC-18P-M05PIN Assignments MB15F74UVPin no Descriptions PIN DescriptionMB15F74UV Block DiagramParameter Symbol Value Unit Remarks Min Typ Parameter Symbol Rating Unit MinAbsolute Maximum Ratings Recommended Operating ConditionsParameter Symbol Condition Electrical CharacteristicsMin Typ Charge pump Vs V do Parameter Symbol Condition Value Unit Min TypV ≤ V do ≤ V CC − 0.5 Current rate Vs Ta −40 C ≤ Ta ≤ 85 CProgrammable Functional DescriptionProgrammable Reference Counter R10 R11 R12 R13 R14Divide ratio R14 R13 R12 R11 R10 Data settingDivide ratio N11 N10 Divide ratioDivide ratio SW = Phase comparator input FC IF, RF = Do IF, Do RFCurrent value LD/fout pin stateStatus PS pin Power Saving Mode Intermittent Mode Control Circuit100 Parameter Min Typ Max UnitFC bit = Phase Comparator Output WaveformLD Output Logic IF-PLL section RF-PLL section LD outputOscilloscope Controller Divide ratio settingCatalog guaranteed range Typical CharacteristicsFin input sensitivity RF-PLL input sensitivity vs. Input frequencyInput sensitivity vs. Input frequency Oscin input sensitivitySensitivity InputCharge pump output voltage VDO MA mode Charge pump output current IDO mAFinIF input impedance Fin input impedanceFinRF input impedance Oscin input impedance Oscin input impedanceReference Information PLL Phase NoisePLL Reference Leakage Mkr x 439.99764 ∝s 50.0009 MHz Controller Application ExampleOrdering Information Usage PrecautionsPart number Package Remarks Fujitsu Limited C18058S-c-1-1 Dimensions in mm inches Package DimensionF0401 Fujitsu Limited