HP E8491A manual Ieee 1394 Fundamentals and Interface Overview Chapter

Page 60

Asynchronous Data During an asynchronous data transfer, a variable amount of data is

Transfers transferred to an explicit address in real time, and an acknowledgement is returned. Data is transferred across the IEEE 1394 bus in packets called

“subactions.” An asynchronous subaction is made up of three parts:

*arbitration sequence - the period when a device requests control of the bus in order to transmit a data packet.

*data packet - the data packet consists of a data prefix that contains information about the transaction, the data itself (e.g. VXI instrument commands), and a data end signal. The maximum packet size is 1 kByte for 200 Mbit host adapters and 2 kBytes for 400 Mbit adapters.

*acknowledgement - a code returned by the (addressed) data destination indicating the action taken by the receiver.

The periods between subactions are called subaction gaps. The subaction gap allows devices that have not had control of the bus during the current “fairness interval” to arbitrate for control.

Fair Arbitration Protocol The fair arbitration protocol is based on the fairness interval shown in Figure

2.A fairness interval consists of one or more subactions in which data packets are transferred over the bus. A fairness interval is as follows:

1.The interval begins when devices (HP E8491A’s) arbitrate for control of the bus.

2.When a device is granted control, it transfers its data packet and is then disabled from arbitrating until the next fairness interval.

3.A subaction gap occurs after the previous data packet is transferred. During this period, remaining devices arbitrate for the bus. The next device granted the bus transfers its data packet and is then disabled from arbitrating until the next fairness interval.

4.The fairness interval ends after each device has had an opportunity to access to the bus and the arbitration reset gap, which is longer than the subaction gap, occurs. The arbitration reset gap re-enables each device for arbitration during the next fairness interval.

VXI Data Transfers To take advantage of the IEEE 1394 data transfer protocol, large amounts of data should be transferred between VXI instruments and the PC using block transfers. During a block transfer, data is divided into the packets described previously; the number of packets depends on the amount of data and whether a 200 Mbit or 400 Mbit host adapter is used. Compared to protocols that transfer data one byte or one word at a time, transfer speed between the instrument and the PC is increased because the IEEE 1394 protocol overhead is associated with the fairness interval and with each packet, rather than with each byte or word transferred. Thus, transfer speeds (bits/second) over the IEEE 1394 bus increase as the amount of data transferred (block size) increases.

60 IEEE 1394 Fundamentals and Interface Overview

Chapter 4

Image 60
Contents Contents Chapter Index Contents HEWLETT-PACKARD Warranty Statement Documentation History Manufacturer’s Name Page Business Reply Mail Page Interface Installation Configuration Component OverviewVXI Programming Using Ieee 1394 Serial Bus Additional InformationInterface Installation and Configuration Installing Ieee Host AdapterLayout of the Adaptec AHA-8940 1394-to-PCI Host Adapter Locating a PCI bus Expansion Slot Connecting the Power Cable Installing HP E8491A Interconnect Where to go NextPage Connecting the HP E8491A to the Host Adapter Installing VXI Instruments InstrumentsInstalling C-size Instruments Installing A- and B-size Instruments Shows the installation of A- and B-size instrumentsPage Interface Installation and Configuration Chapter Configuring the HP E8491A Interconnect 10. The HP IO Libraries Program Group11. The HP IO Libraries IO Config Utility Editing the HP E8491A Configuration 12. Editing the HP E8491A ConfigurationInstalling Editing the HP E8491A Configuration on Windows 95 PlatformsInstrument Drivers Verifying the Installation Viewing the Resource Manager Output 17 is a partial listing of a typical resource manager output Page Running the Resource Manager Page VXI Programming Using the Ieee 1394 Serial Bus Optimizing Programs Block Data TransfersBlock Transfers using HP VXIplug&play Drivers For i=0 i10 i+=2 Printf%lf\n\n,dataPtri*range/32768 Comments HP Visa Error checking routine Comments HP E8491A Triggering TTLTRG7 TTLTRG0Configuring the E8491A Trig In and Trig Out Ports ItrigallTurn off the autozero function iprintfe1412, Zeroauto OFF\n Program, ivxitrigroutee8491s, ITRIGEXT0 Using HP E8491A Shared Memory Locating E8491A Shared MemoryLocating Shared Memory Using HP Visa Starting address of E8491A shared Memory hexadecimal Storing Readings Shared Memory HP Visa Example #define E8491 VXI00INSTRUnsigned char ViClosefw E8491 Error handling function Storing Readings Shared Memory Sicl Example Ivxirminfoe8491, 0, &info startaddr = info.memstart Comments Ieee 1394 Fundamentals Interface Overview Ieee 1394 Topology and TerminologyFeatures of the Ieee 1394 Bus Terms shown in -1 are defined in the following tableOptimizing the Configuration Ieee Data Transfer ProtocolIeee 1394 Fundamentals and Interface Overview Chapter Adaptec AHA-8940 Host Adapter Interface Cable HP E8491A PC to VXI Interconnect PIN #Configuration Label Using the HP E8491A With the HP E1406 Command Module HP IO LibrariesInterface Characteristics VXI Characteristics GeneralCLK External Trigger InputExternal Trigger Output Trigger Delays Power Supply LoadingCooling Specifications Appendix a Editing the HP E8491A Resource Manager Configuration Configuration File OverviewPage Page Page Using ivxisc Utility Function OverviewPage Iclear Sicl interface name, logical address Page Index MXI Trig In specifications Index