HP dc7800 manual Functional Description, Q35 IGC, Block diagram

Page 74

Integrated Graphics Subsystem

6.2 Functional Description

The Intel Q35 GMCH component includes an Intel Integrated Graphics Media Accelerator 3100 controller (Figure 6-1). This integrated graphics controller (IGC) operates internally of the PCIe x16 bus and can directly drive an external, analog multi-scan monitor at resolutions up to and including 2048 x 1536 pixels. The IGC includes a memory management feature that allocates portions of system memory for use as the frame buffer and for storing textures and 3D effects.

The IGC provides two SDVO channels that are multiplexed through the PCIe graphics interface. These SDVO ports may be used by an Advanced Digital Display (ADD2) card installed in the PCI-E x16 graphics slot in driving two digital displays with a 200-megapixel clock.

 

 

Q35 GMCH

Analog

RGB

Integrated

 

Monitor

 

SDRAM

 

 

GMA 3100

Digital

DVI-D

Controller

Controller

Monitor [1]

 

 

 

 

 

 

PCIe

 

 

PCIe x16

& SDVO Data

PCIe I/F

 

 

 

Graphics slot [2]

 

 

 

 

 

DDR2

SDRAM (System

Memory)

NOTE:[1] USDT form factor only.

[2] SFF and CMT form factors only.

Figure 6-1. Q35 IGC, Block diagram

The IGC provides the following features:

Rapid pixel and texel rendering using four pipelines that allow 2D and 3D operations to overlap, speeding up visual effects, reducing the amount of memory for texture storage

Zone rendering for optimizing 3D drawing, eliminating the need for local graphics memory by reducing the bandwidth

Dynamic video memory allocation, where the amount of memory required by the application is acquired (or released) by the controller

Intelligent memory management allowing tiled memory addressing, deep display buffering, and dynamic data management

Provides two serial digital video out (SDVO) channels for use by an appropriate ADD2 accessory card (SFF and CMT form factors only)

Drives a DVI monitor directly (USDT form factor only)

 

6-2

www.hp.com

Technical Reference Guide

Image 74
Contents Technical Reference Guide OctoberTechnical Reference Guide Contents Input/Output Interfaces Processor/Memory SubsystemSystem Support Power and Signal Distribution Integrated Graphics SubsystemSystem Bios Error Messages and Codes IndexModel Numbering Convention About this GuideAdditional Information Sources Online ViewingIntroduction Special Notices Serial NumberNotational Conventions ValuesCommon Acronyms and Abbreviations Acronyms and Abbreviations Acronym or DescriptionCPQ CMCCmos CPUFPM EscdFifo FPUAcronyms and Abbreviations Acronym or Abbreviation DescriptionPCI-E PCAPCI PCMSimm SgramSimd SmartVesa VACVDC VGASystem Overview IntroductionFeatures 4GB 8GB Feature Difference Matrix by Form FactorSodimm Dimm Function System ArchitectureArchitectural Differences By Form Factor HP Comapq dc7800 Business PC Architecture, Block diagram Intel Processor Support Components Function ChipsetChipset Components and Functionality Support Component Functions Support ComponentsSystem Memory Component Name FunctionUniversal Serial Bus Interface Mass StorageSerial and Parallel Interfaces Network Interface ControllerIntegrated Graphics Subsystem Statistics Graphics SubsystemAudio Subsystem Integrated Graphics ControllerPower Supply Electrical Specifications SpecificationsEnvironmental Specifications Factory Configuration Parameter Operating Non-operatingPhysical Specifications Parameter Usdt SFF CMTDiskette Drive Specifications Parameter MeasurementParameter Optical Drive SpecificationsDVD/CD-RW SuperMulti CD-RW/DVD-ROM Combo LightScribe ComboHard Drive Specifications Parameter 80 GB 160 GB 250 GBSystem Overview Processor/Memory Subsystem Intel Processors Intel Processor OverviewClock Processor Changing/UpgradingSupported Processors FormMemory Subsystem Memory Socket Loading Memory UpgradingMemory Mapping and Pre-allocation Channel a Channel B Socket Socket 2 Socket 4 TotalSystem Memory Map for maximum of 8 gigabytes PCI Bus Overview PCI 2.3 Bus OperationPCI Component Configuration Access PCI Bus PCI Component Function # Device # Wired toTransaction Protocol Layer PCI Express Bus OperationSoftware/Driver Layer PCI Bus Mastering DevicesPCI Interrupts PCI Power Management SupportOption ROM Mapping Link LayerPCI 2.3 Bus Connector Pinout PCI ConnectorsPCI 2.3 Connector PCI Express Connectors PCI Express Bus Connector PinoutInterrupts Apic ModeSystem Resources ModePCI Interrupt Distribution Direct Memory AccessConnector PCI slot 1 PCI slot 2 PCI slot 3 System Interrupts System BoardReal-Time Clock and Configuration Memory Clearing CmosStandard Cmos Locations Configuration Memory Cmos MapSystem Management Security FunctionsCable Lock Provision Power-On / Setup PasswordSetup Password Interface SecurityAcpi Wake-Up Events Power ManagementSmart Cover Lock Optional Acpi Wake-Up Event System Wakes FromThermal Sensing and Cooling System Status PowerLED Beeps Action RequiredSystem Status System Operational Status LED IndicationsRegister Map and Miscellaneous Functions System I/O MapSystem I/O Map Gpio FunctionsICH9 Functions Controller Functions Input/Output Interfaces Pin Description Pin Sata Connector PinoutSata Interface Pata Interface Pin Slim IDE Connector PinoutPin Signal Diskette Drive Interface Pin Diskette Drive Connector Pinout Pin Signal DescriptionDB-9 Serial Connector Pinout Serial InterfaceExtended Capabilities Port Mode Standard Parallel Port ModeEnhanced Parallel Port Mode Parallel InterfacePin Signal Function Parallel Interface ConnectorDB-25 Parallel Connector Pinout Keyboard/Pointing Device Interface Keyboard Interface OperationPointing Device Interface Operation Keyboard/Pointing Device Interface ConnectorKeyboard/Pointing Device Connector Pinout DataController Signals USDT, SFF Form Factors CMT Form Factor USB ConnectorUSB Connector Location Universal Serial Bus InterfaceUSB Cable Length Data USB Connector PinoutUSB Cable Data USB Color CodeAudio Subsystem Functional Block Diagram Audio SubsystemAudio Multistreaming HD Audio ControllerHD Audio Link Bus ADC/DAC Audio SpecificationsHD Audio Subsystem Specifications Network Interface Controller LAN I/F NICAlert Standard Format Support Power Management SupportWake-On-LAN Support NIC Specifications NIC ConnectorNIC Specifications Parameter Compatibility standard orprotocolIntegrated Graphics Subsystem Q35 IGC, Block diagram Functional DescriptionSdram Installed Maximum Memory Allocation IGC Standard 2D Display ModesResolution Maximum Refresh Rate Analog Digital Monitor Display ModesUpgrading DB-15 Monitor Connector Pinout Monitor ConnectorsAnalog Monitor Connector Digital Monitor Connector Integrated Graphics Subsystem Power Distribution Usdt Power DistributionSFF Power Distribution Usdt 135-Watt Power Supply Unit SpecificationsSFF 240-Watt Power Supply Unit Specifications Min Range Current Max Surge Tolerance Loading RippleRange or Min Current Max Surge Tolerance Loading Ripple CMT Power DistributionCMT 365-Watt Power Supply Unit Specifications Shows the power supply cabling for CMT systems Energy Star CompliancyPower Button Actions Power ControlPower Button Pressed Power Button ResultsPower Button Actions Power LED Condition Wake Up Events Wake-On-LANState System Condition System Power StatesPower Transition OS Restart Consumption To S0 by RequiredSignal Distribution CR1 +5 VDC LEDSystem Board Component Designations Power and Signal Distribution System Bios Changeable Splash Screen ROM FlashingUpgrading Network Boot F12 Support Boot FunctionsBoot Device Order Memory Detection and ConfigurationVisual power LED Audible speaker Meaning Boot Error CodesBoot Error Codes Client Management Functions INT15 Function ModeClient Management Functions System ID and ROM Type Temperature StatusDrive Fault Prediction System ID NumbersSmbios Type DataUSB Legacy Support Management Engine FunctionsIndex NumericsIndex
Related manuals
Manual 49 pages 53.5 Kb