MSI 848P NEO-V - Motherboard - ATX manual RAS# Precharge, RAS# to CAS# Delay, Precharge Delay

Page 45

MS-6788 ATX Mainboard

RAS# Precharge

This item controls the number of cycles for Row Address Strobe (RAS) to be allowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refresh may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. Available settings: [2 Clocks], [3 Clocks], [4 Clocks].

RAS# to CAS# Delay

When DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the tran- sition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. Setting options: [2 Clocks], [3 Clocks], [4 Clocks].

Precharge Delay

The field specifies the idle cycles before precharging an idle bank. Settings: [5 Clocks], [6 Clocks], [7 Clocks], [8 Clocks].

Burst Length

This setting allows you to set the size of Burst-Length for DRAM. Bursting feature is a technique that DRAM itself predicts the address of the next memory location to be accessed after the first address is accessed. To use the feature, you need to define the burst length, which is the actual length of burst plus the starting address and allows internal address coun- ter to properly generate the next memory location. The bigger the size, the faster the DRAM performance. Settings: [4], [8].

AGP Aperture Size (MB)

This setting controls just how much system RAM can be allocated to AGP for video purposes. The aperture is a portion of the PCI memory address range dedicated to graphics memory address space. Host cycles that hit the aperture range are for- warded to the AGP without any translation. The option allows the selection of an aperture size of [4MB], [8MB], [16MB], [32MB], [64MB], [128MB], and [256 MB].

3-12

Image 45
Contents 865PE Neo2-V / 848P Neo-V Series FCC-B Radio Frequency Interference Statement Voir LA Notice D’INSTALLATION Avant DE Raccorder AU ReseauTrademarks Copyright NoticeRevision History Revision Revision History DateTechnical Support Safety InstructionsContents Clear Cmos Jumper JBAT1 Getting Started Chipset Mainboard SpecificationsMain Memory SlotsOn-Board Peripherals DimensionAudio LAN OptionalChipset Mainboard Layout848P Neo-V MS-6788 v2.X ATX Mainboard Hardware Setup SYSFAN1 , p.2-14 Quick Components GuideCentral Processing Unit CPU Example of CPU Core Speed Derivation ProcedureMemory Speed/CPU FSB Support Matrix ThenCPU Installation Procedures for Socket Installing the CPU Fan Fan power cable Introduction to DDR Sdram MemoryDDR Population Rules DIMM1 DIMM2Dual-channel DDR Introduction Installing DDR ModulesATX 20-Pin Power Connector ATX1 Power SupplyATX 12V Power Connector JPW1 ATX1Keyboard Connector Mouse ConnectorBack Panel PS/2 Mouse 6-pin Female PS/2 Keyboard 6-pin FemaleSerial Port Connector COM a USB ConnectorsSPDIF-out Port Connector Line Stereo Audio Connectors Line Out Audio Port ConnectorsRJ-45 LAN Jack MICParallel Port Connector LPT1 Floppy Disk Drive Connector FDD1 ConnectorsFan Power Connectors CPUFAN1/SYSFAN1 CD-In Connector CD1ATA100 Hard Disk Connectors IDE1 & IDE2 Front USB Connectors JUSB2 & JUSB3MSI Reminds You Serial ATA HDD Connectors SATA1, SATA2 SATA2SATA1 JSP1 Bracket Spdif Connector JSP1 OptionalJFP1 JFP2 Front Panel Connectors JFP1 & JFP2JAUD1 Front Panel Audio Connector JAUD1Bracket 2 Connector JDB1 Optional JDB1Bracket Jumpers Clear Cmos Jumper JBAT1JBAT1 AGP Accelerated Graphics Port Slot SlotsPCI Peripheral Component Interconnect Slots PCI Interrupt Request RoutingBios Setup Selecting the First Boot Device Entering SetupControl Keys Default SettingsGetting Help Main MenuMain Menu Set User Password Set Supervisor PasswordLoad High Performance Defaults Load Bios Setup DefaultsStandard Cmos Features Floppy Drive a Advanced Bios Features Password Check BootUp Num-LockBoot To OS/2 A.R.T. for Hard DisksMPS Revision System Bios CacheableApic Acpi SCI IRQ CPU L1 & L2 CacheDram Timing Setting Advanced Chipset FeaturesConfigure Sdram Timing by SPD CAS# LatencyPrecharge Delay RAS# to CAS# DelayRAS# Precharge Burst LengthPower Management Features Re-Call VGA Bios at S3 ResumingAcpi Standby State Power Button Function Power Management/APMSuspend Time Out Minute Set Monitor EventsSpecific Key for PowerOn Keyboard PowerOn FunctionMouse PowerOn Function Resume On RTC AlarmPCI Latency Timer PCI Clocks PNP/PCI ConfigurationsClear Nvram Init. Graphics Adapter PrioritySet IRQs to PCI or ISA PCI IDE BusMasterIRQ 3/4/5/7/9/10/11/14/15 Set DMAs to PnP or ISADMA Channel 0/1/3/5/6/7 On-Chip ATAs Operate Mode On-Chip IDE ConfigurationIntegrated Peripherals USB ControllerATA Keep Enabled ATA ConfigurationCombined Mode Option ATA Channel SelectionOnBoard LAN Parallel Port ModeAC’97 Audio Set Super I/OEPP Version Parallel Port IRQParallel Port DMA Channel PC Health Status Dynamic OverClocking Frequency/Voltage ControlCPU Ratio Selection Performance ModeDram Frequency Spread SpectrumAdjust AGP/PCI Clock Mhz Adjust CPU Bus Clock MhzCPU Vcore Adjust DDR Power VoltageSet Supervisor/User Password Load High Performance/BIOS Setup Defaults