Analog Devices AD8342 specifications PIN Configuration and Function Descriptions, Pin No

Page 7

AD8342

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

 

XM N MC MM I O PV FR FR C

 

61 51 41 31

VPLO 1

 

 

PIN 1

 

 

INDICATOR

LOCM 2

AD8342

LOIN 3

TOP VIEW

COMM 4

(Not to Scale)

 

5 6 7 8

 

M M P MM MOC OFI OFI OC

12 VPDC

11 PWDN

10 EXRB 9 COMM

05352-002

Figure 2. 16-Lead LFCSP

Table 5. Pin Function Descriptions

Pin No.

Mnemonic

1VPLO

2LOCM

3LOIN

4,

5, 8, 9, 13

COMM

6,

7

IFOM, IFOP

10EXRB

11PWDN

12VPDC

14RFCM

15RFIN

16VPMX

Function

Positive Supply Voltage for the LO Buffer: 4.75 V to 5.25 V.

AC Ground for Limiting LO Amplifier. Internally biased to Vs 1.6 V. AC-couple to ground.

LO Input. Nominal input level 0 dBm. Input level range −10 dBm to +4 dBm (relative to 50 Ω). Internally biased to Vs 1.6 V. AC-couple.

Device Common (DC Ground).

Differential IF Outputs (Open Collectors). Each requires dc bias of 5.00 V (nominal).

Mixer Bias Voltage. Connect resistor from EXRB to ground. Typical value of 1.82 kΩ sets mixer current to nominal value. Minimum resistor value from EXRB to ground = 1.8 kΩ. Internally biased to 1.17 V.

Connect to Ground for Normal Operation. Connect pin to VS for disable mode. Positive Supply Voltage for the DC Bias Cell: 4.75 V to 5.25 V.

AC Ground for RF Input. Internally biased to 2.4 V. AC-couple to ground. RF Input. Internally biased to 2.4 V. Must be ac-coupled.

Positive Supply Voltage for the Mixer: 4.75 V to 5.25 V.

Rev. 0 Page 7 of 20

Image 7
Contents General Description FeaturesFunctional Block Diagram ApplicationsTable of Contents Parameter Conditions Min Typ Max Unit SpecificationsSSB Noise Figure AC PerformanceSpur Table ESD Caution Absolute Maximum RatingsParameter Rating Pin No PIN Configuration and Function DescriptionsFunction Conversion Gain vs. RF Frequency Typical Performance CharacteristicsInput IP3 vs. RF Frequency AD8342 AD8342 AD8342 LO to RF Leakage vs. LO Frequency, LO Power = 0 dBm Circuit Description Simplified Schematic Showing the Key Elements of the AD8342Input 50 Ω 100 Ω 500 Ω Matched Network Shunt AC InterfacesIf Port Impedance If PortVoltage Conversion Gain vs. if Loading LO ConsiderationsAc loading impedance High if ApplicationsEvaluation Board Default ConditionsComponent Function Ordering Guide Outline Dimensions