Hardware Setup

2-19

 

 

(15). System Management Bus Headers

This header is reserved for system management bus (SM bus). The SM bus is a specific implementation of an I2C bus. I2C is a multi-master bus, which means that multiple chips can be connected to the same bus and each one can act as a master by initiating a data transfer. If more than one master simultaneously tries to control the bus, an arbitration procedure decides which master gets priority.

User’s Manual

Page 27
Image 27
Abit KV8 PRO user manual Hardware Setup System Management Bus Headers