Data I/O Valid Data | Cypress CY62167EV30 specification

CY62167EV30 MoBL®

Figure 7 shows WE controlled write cycle waveforms.[18, 22, 23]

Notes

22.Data IO is high impedance if OE = VIH.

23.If CE1 goes HIGH and CE2 goes LOW simultaneously with WE = VIH, the output remains in a high impedance state.

24.During this period the I/Os are in output state. Do not apply input signals.

Document #: 38-05446 Rev. *E

Page 7 of 14

[+] Feedback

Image 7

Contents

Cypress Semiconductor Corporation 198 Champion Court FeaturesLogic Block Diagram Functional Description BLE BHE Pin ConfigurationProduct Portfolio Min Typ5 Max CY62167EV30LL Capacitance Electrical CharacteristicsMaximum Ratings Operating Range Thermal Resistance Data Retention CharacteristicsVfbga Tsop BHE Switching CharacteristicsParameter Description Ns Industrial/Auto-A Unit Min Read Cycle Switching Waveforms Data I/O Valid Data Shows WE controlled write cycle waveforms.18, 22 Shows CE1 or CE2 controlled write cycle waveforms.18, 22 Truth Table Inputs/Outputs Mode PowerCE1 CE2 BHE BLE Ordering Information Package Diagrams Ball Vfbga 6 x 8 x 1 mm Pin Tsop I 12 mm x 18.4 mm x 1.0 mm REV ECN no Document HistoryOrig. Submission Change Date Description of Change USB Sales, Solutions, and Legal Information