CY7C1231H

Document History Page

Document Title: CY7C1231H 2-Mbit (128K x 18) Flow-Through SRAM with NoBL™ Architecture

Document Number: 001-00207

REV.

ECN NO.

Issue Date

Orig. of

Description of Change

Change

 

 

 

 

 

**

347377

See ECN

PCI

New Data Sheet

 

 

 

 

 

*A

428408

See ECN

NXR

Converted from Preliminary to Final.

 

 

 

 

Changed address of Cypress Semiconductor Corporation on Page# 1 from

 

 

 

 

“3901 North First Street” to “198 Champion Court”

 

 

 

 

Removed 100 MHz Speed-bin

 

 

 

 

Changed Three-State to Tri-State.

 

 

 

 

Modified “Input Load” to “Input Leakage Current except ZZ and MODE” in the

 

 

 

 

Electrical Characteristics Table.

 

 

 

 

Modified test condition from VDDQ < VDD to VDDQ < VDD

 

 

 

 

Replaced Package Name column with Package Diagram in the Ordering

 

 

 

 

Information table.

 

 

 

 

Updated the Ordering Information Table.

 

 

 

 

Replaced Package Diagram of 51-85050 from *A to *B

*B

459347

See ECN

NXR

Included 2.5V I/O option

 

 

 

 

Updated the Ordering Information table.

Document #: 001-00207 Rev. *B

Page 12 of 12

[+] Feedback

Page 12
Image 12
Cypress CY7C1231H manual Document History, Issue Date Orig. Description of Change, Pci, Nxr