Manuals / Brands / Computer Equipment / Computer Hardware / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1410AV18, CY7C1412AV18, CY7C1414AV18, CY7C1425AV18 Electrical Characteristics

1 29

Download 29 pages, 669.82 Kb

CY7C1410AV18, CY7C1425AV18

CY7C1412AV18, CY7C1414AV18

Document #: 38-05615 Rev. *E Page 21 of 29

ISB1 Automatic Power down

Current Max VDD,

Both Ports Deselected,

VIN ≥ VIH or VIN ≤ VIL

f = fMAX = 1/tCYC,

Inputs Static

250MHz (x8) 400 mA

(x9) 400

(x18) 420

(x36) 475

200MHz (x8) 350 mA

(x9) 350

(x18) 370

(x36) 420

167MHz (x8) 330 mA

(x9) 330

(x18) 345

(x36) 390

AC Electrical Characteristics

Over the Operating Range [11]

Parameter Description Test Conditions Min Typ Max Unit

VIH Input HIGH Voltage VREF + 0.2 – – V

VIL Input LOW Voltage – – VREF – 0.2 V

Electrical Characteristics (continued)

DC Electrical Characteristics

Over the Operating Range [12]

Parameter Description Test Conditions Min Typ Max Unit

[+] Feedback

Contents

Main 36-Mbit QDR-II SRAM 2-Word Burst Architecture CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 Features Configurations Functional Description CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 Document #: 38-05615 Rev. *E Page 2 of 29 Logic Block Diagram (CY7C1410AV18) Logic Block Diagram (CY7C1425AV18) Document #: 38-05615 Rev. *E Page 3 of 29 Logic Block Diagram (CY7C1412AV18) Logic Block Diagram (CY7C1414AV18) CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 Pin Configuration 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1410AV18, CY7C1425AV18 Pin Configuration 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout Pin Definitions CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 Pin Definitions CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 Functional Overview Read Operations Write Operations Byte Write Operations Application Example SRAM #2 SRAM #1 BUS MASTER (CPU or ASIC) CY7C1410AV18, CY7C1425AV18 Truth Table Write Cycle Descriptions Page CY7C1412AV18, CY7C1414AV18 IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access PortTest Clock Test Mode Select (TMS) Page CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 TAP Controller State Diagram TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions Identification Register Definitions Scan Register Sizes Instruction Codes CY7C1410AV18, CY7C1425AV18 CY7C1412AV18, CY7C1414AV18 Boundary Scan Order Power Up Sequence in QDR-II SRAM VV Power Up Sequence DLL Constraints / Maximum Ratings Operating Range Electrical Characteristics DC Electrical Characteristics AC Electrical Characteristics Electrical Characteristics DC Electrical Characteristics Capacitance Thermal Resistance Switching Characteristics Document #: 38-05615 Rev. *E Page 24 of 29 Switching Waveforms Figure 5. Read/Write/Deselect Sequence 1234 5810 67 READ READ WRITE WRITEWRITE NOPREAD WRITE NOP 9 CY7C1410AV18, CY7C1425AV18 Ordering Information Document #: 38-05615 Rev. *E Page 27 of 29 Package Diagram [+] Feedback Figure 6. 165-Ball FBGA (15 x 17 x 1.4 mm), 51-85195 51-85195-*A Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC Solutions Document History Page