Cypress CY7C1529AV18 manual Logic Block Diagram CY7C1523AV18, Logic Block Diagram CY7C1524AV18

CY7C1522AV18, CY7C1529AV18

CY7C1523AV18, CY7C1524AV18

Logic Block Diagram (CY7C1523AV18)

D[17:0]

21

A(20:0)

K

K

DOFF

R/W

VREF

LD

BWS[1:0]

18
		Write	Write
Address		Data Reg	Data Reg
	Write Add. Decode
Register		2M x 18 Array	2M x 18 Array
CLK
Gen.

Read Data Reg.

	36	18
Control		18
Logic

Read Add. Decode

Reg.

Reg.

LD

Control R/W

Logic

C

C

		CQ
Reg. 18		CQ
18	18	Q[17:0]

Logic Block Diagram (CY7C1524AV18)

D[35:0]

20

A(19:0)

K

K

DOFF

R/W

VREF

LD

BWS[3:0]

36
		Write	Write
Address		Data Reg	Data Reg
	Write Add. Decode
Register		1M x 18 Array	1M x 18 Array
CLK
Gen.

Read Data Reg.

	72	36
Control		36
Logic

Read Add. Decode

Reg.

Reg.

LD

Control R/W

Logic

C

C

		CQ
Reg. 36		CQ
36	36	Q[35:0]

Document #: 001-06981 Rev. *D Page 3 of 30

[+] Feedback