Cypress CY7C1522AV18, CY7C1523AV18, CY7C1524AV18, CY7C1529AV18 CY7C1522AV18, CY7C1529AV18 CY7C1523AV18, CY7C1524AV18

CY7C1522AV18, CY7C1529AV18
CY7C1523AV18, CY7C1524AV18
Document #: 001-06981 Rev. *D Page 2 of 30
Logic Block Diagram (CY7C1522AV18)
Logic Block Diagram (CY7C1529AV18)
4M x 8 Array
CLK
A(21:0)
Gen.
K
K
Control
Logic
Address
Register
D[7:0]
Read Add. Decode
Read Data Reg.
LD Q[7:0]
Reg.
Reg.
Reg.
8
16
8
NWS[1:0]
VREF
Write Add. Decode
Write
Data Reg
88
22
8
R/W
LD
R/W
CQ
CQ
DOFF
4M x 8 Array
Write
Data Reg
Control
Logic
C
C
8
4M x 9 Array
CLK
A(21:0)
Gen.
K
K
Control
Logic
Address
Register
D[8:0]
Read Add. Decode
Read Data Reg.
LD Q[8:0]
Reg.
Reg.
Reg.
9
18
9
BWS[0]
VREF
Write Add. Decode
Write
Data Reg
99
22
9
R/W
LD
R/W
CQ
CQ
DOFF
4M x 9 Array
Write
Data Reg
Control
Logic
C
C
9
[+] Feedback [+] Feedback