STK14C88-5
256 Kbit (32K x 8) AutoStore nvSRAM
Features
■35 ns and 45 ns access times
■Hands off automatic STORE on power down with external 68 µF capacitor
■STORE to QuantumTrap™ nonvolatile elements is initiated by software, hardware, or AutoStore™ on power down
■RECALL to SRAM initiated by software or power up
■Unlimited READ, WRITE, and RECALL cycles
■1,000,000 STORE cycles to QuantumTrap
■100 year data retention to QuantumTrap
■Single 5V+10% operation
■Military temperature
■
Functional Description
The Cypress
Logic Block Diagram |
|
| Quantum Trap | VCC | VCAP |
|
|
|
|
| |||
|
|
|
|
|
| |
|
|
| 512 X 512 | POWER |
| |
A5 |
|
|
|
| ||
|
| STORE | CONTROL |
| ||
A6 | DECODER |
|
| |||
| ARRAY | CONTROL |
| |||
A7 |
|
| ||||
A8 |
|
| RECALL | STORE/ |
| |
A9 |
|
| STATIC RAM | RECALL | HSB | |
|
|
| ||||
A11 | ROW |
| 512 X 512 |
|
|
|
A13 |
|
|
|
|
| |
A12 |
|
|
|
|
|
|
A14 |
|
|
|
| SOFTWARE | A13 - A0 |
|
|
|
|
| DETECT | |
DQ0 |
|
| COLUMN I/O |
|
|
|
DQ1 | BUFFERS | COLUMN DEC |
|
|
| |
DQ2 |
|
|
| |||
|
|
|
| |||
|
|
|
|
|
| |
DQ3 |
|
|
|
|
|
|
DQ4 | INPUT |
|
|
|
|
|
DQ6 | A0 | A1 A2 A3 A4 A10 |
|
|
| |
DQ5 |
|
|
|
| ||
DQ7 |
|
|
|
|
|
|
|
|
|
|
|
| OE |
|
|
|
|
|
| CE |
|
|
|
|
|
| WE |
Cypress Semiconductor Corporation • 198 Champion Court | • | San Jose, CA | • | |
Document Number: |
| Revised March 02, 2009 |
[+] Feedback